


# Compiling with Time and Space Constraints

---



**Jens Palsberg**



Purdue University

Department of Computer Science

Secure Software Systems Group

<http://www.cs.purdue.edu/people/palsberg>

Supported by NSF CAREER and ITR awards, and DARPA.

## (§<sup>3</sup>) Acknowledgments

---

**Ph.D. students:** Dennis Brylow, Ma Di, **Mayur Naik**,  
Krishna Nandivada, Tian Zhao.

**Undergraduate students:** James Rose, Vidyut Samanta,  
Matthew Wallace.

**Visitor:** Niels Damgaard (University of Aarhus, Denmark).

# (S<sup>3</sup>) Secure Software Systems Group

---

Department of Computer Science

Faculty: Antony Hosking, Jens Palsberg, Jan Vitek

Students: 15 Ph.D., 2 M.S., 8 undergraduate

Current Support:

NSF

- 2 CAREER awards
- 2 ITR awards
- regular awards

DARPA

CERIAS

IBM


Intel

Lockheed Martin

Microsoft

Motorola

Sun Microsystems



## (§<sup>3</sup>) Example Program in Z86 Assembly Language

---

```
; Constant Pool (Symbol Table); Bit Flags for IMR and IRQ.
IRQ0 .EQU  #00000001b
; Bit Flags for external devices on Port 0 and Port 3.
DEV2 .EQU  #00010000b

; Interrupt Vectors.
    .ORG  %00h
    .WORD #HANDLER ; Device 0

; Main Program Code.
    .ORG  0Ch
INIT: ; Initialization section.
0C   LD   SPL, #0F0h ; Initialize Stack Pointer.
0F   LD   RP,  #10h ; Work in register bank 1.
12   LD   P2M, #00h ; Set Port 2 lines to all outputs.
15   LD   IRQ, #00h ; Clear IRQ.
18   LD   IMR, #IRQ0
1B   EI           ; Enable Interrupt 0.
```

## (S<sup>3</sup>) Example Program in Z86 Assembly Language


---

```
START:                ; Start of main program loop.
1C  DJNZ r2,  START ; If our counter expires,
1E  LD  r1,  P3    ; send this sensor's reading
20  CALL SEND     ; to the output device.
23  JP  START


SEND:                 ; Send Data to Device 2.
26  PUSH IMR      ; Remember what IMR was.
DELAY:
28  DI           ; Musn't be interrupted during pulse.
29  LD  P0,  #DEV2 ; Select control line for Device 2.
2C  DJNZ r3,  DELAY ; Short delay.
2E  CLR  P0
30  POP  IMR      ; Reactivate interrupts.
32  RET

HANDLER:             ; Interrupt for Device 0.
33  LD  r2,  #00h ; Reset counter in main loop.
35  CALL SEND
38  IRET          ; Interrupt Handler is done.
.END
```

# Current Practice



# Our Goal





## (S<sup>3</sup>) Embedded Software of the Future

---

A machine readable specification and an implementation:

### **Resoure Constraints:**

- Available code space: 512 KB
- Maximum stack size: 800 bytes
- Maximum time to handle event 1: 400  $\mu$ s
- Minimum battery life time: 2 years

### **Source Code:**

// in a high-level language such as C

Can be compiled by a resource-aware compiler.

The generated assembly code can be verified by a model checker.


## ( $\S^3$ ) Good data layout can significantly reduce code size

---

Authors	Architecture	Good data layout increases the opportunities for using:
<ul style="list-style-type: none"><li>• Liao, Devadas, Keutzer, Tjiang, and Wang (1996)</li><li>• Leupers and Marwedel (1996)</li><li>• Rao and Pande (1999)</li></ul>	contemporary digital signal processor	auto-incr./auto-decr. addressing modes
<ul style="list-style-type: none"><li>• Sudarsanam and Malik (2000)</li></ul>	two memory units	parallel data access modes
<ul style="list-style-type: none"><li>• Sjödin and von Platen (2001)</li></ul>	multiple address spaces	pointer addressing modes
<ul style="list-style-type: none"><li>• Park, Lee, and Moon (2001)</li></ul>	two register banks	RP-relative addressing
<ul style="list-style-type: none"><li>• Our work (2002)</li></ul>	multiple register banks	RP-relative addressing

# (S<sup>3</sup>) Data Locality is good for Time and Space

---




ADD r1, r2

if r1 and r2 are local: 2 bytes; 6 cycles;  
if not: 3 bytes; 10 cycles.

## (S<sup>3</sup>) Our Infrastructure


---



Size (in bytes) of:	<code>serial</code>	<code>cturk</code>
handwritten Z86 code	415	1789
Z86 code generated using our compiler	382	1811

# (S<sup>3</sup>) Our Space-aware Compiler

---



- can generate **set RP** instructions anywhere
- handles interrupts
- does whole-program register allocation
- can generate code for saving **RP** on the stack:

```
push RP  
set RP ...  
...  
pop RP
```

## (§<sup>3</sup>) Related Work on ILP-based Compilation

---

Authors	Task	Architecture
<ul style="list-style-type: none"><li>• Avissar, Barua, and Stewart (2001)</li></ul>	data layout	heterogeneous memory modules
<ul style="list-style-type: none"><li>• Appel and George (2001)</li></ul>	register allocation	Pentium
<ul style="list-style-type: none"><li>• Kong and Wilken (1998)</li></ul>	register allocation	irregular register architectures (IA-32)
<ul style="list-style-type: none"><li>• Stoutchinin (1997)</li><li>• Ruttenberg, Gao, Stoutchinin, Lichtenstein (1996)</li></ul>	register allocation + software pipelining	MIPS R8000
<ul style="list-style-type: none"><li>• Goodwin and Wilken (1996)</li></ul>	register allocation	uniform register architectures

## (§<sup>3</sup>) A ZIL Program

---

```
Main {  
  int x0, x1, x2, x3
```

```
  LD x0, 00h  
  LD x1, 01h  
  CALL Foo  
  LD x2, 02h  
  LD x3, 03h
```

```
}
```

```
Foo() {  
  int y0, y1, y2, y3
```

```
  LD y0, 00h  
  LD y1, 02h  
  LD y2, 02h  
  LD y3, 03h
```

```
  RET  
}
```

```
Handler() {  
  int z0, z1, z2, z3
```

```
  LD z0, 00h  
  LD z1, 01h  
  LD z2, 02h  
  LD z3, 03h
```

```
  IRET  
}
```

## (§<sup>3</sup>) From ZIL to Z86 by Hand

---

```
Main {  
  int x0, x1, x2, x3
```

**SRP 0**

```
LD x0, 00h
```

```
LD x1, 01h
```

```
CALL Foo
```

```
LD x2, 02h
```

```
LD x3, 03h
```

```
}
```

```
Foo() {  
  int y0, y1, y2, y3
```

**SRP 1**

```
LD y0, 00h
```

```
LD y1, 02h
```

```
LD y2, 02h
```

```
LD y3, 03h
```

**SRP 0**

```
RET
```

```
}
```

```
Handler() {  
  int z0, z1, z2, z3
```

**PUSH RP**

**SRP 2**

```
LD z0, 00h
```

```
LD z1, 01h
```

```
LD z2, 02h
```

```
LD z3, 03h
```

**POP RP**

```
IRET
```

```
}
```



## (§<sup>3</sup>) **Compiling ZIL with our Space-aware Compiler**

---

```
Main {  
  int x0, x1, x2, x3
```

**SRP 0**

```
LD x0, 00h
```

```
LD x1, 01h
```

```
CALL Foo
```

```
LD x2, 02h
```

```
LD x3, 03h
```

```
}
```

```
Foo() {  
  int y0, y1, y2, y3
```

```
LD y0, 00h
```

```
LD y1, 02h
```

**SRP 1**

```
LD y2, 02h
```

```
LD y3, 03h
```

```
RET
```

```
}
```

```
Handler() {  
  int z0, z1, z2, z3
```

**PUSH RP**

**SRP 2**

```
LD z0, 00h
```

```
LD z1, 01h
```

```
LD z2, 02h
```

```
LD z3, 03h
```

**POP RP**

```
IRET
```


```
}
```

## (S<sup>3</sup>) Another ZIL Program

---

<b>int intrs</b>		PROCEDURES	HANDLERS
MAIN		T4()	INTR()
{		{	{
<b>int</b> x		<b>int</b> u	<b>inc</b> intrs
<b>int</b> y		<b>ld</b> u, 04h	<b>iret</b>
START:		L2: <b>djnz</b> u, L2	}
<b>cp</b> x, y		<b>ret</b>	
<b>jp</b> <b>eq</b> , L0		}	
<b>call</b> T4			
<b>jp</b> L1		T8()	
L0: <b>call</b> T8		{	
L1: <b>jp</b> START		<b>int</b> v	
		<b>ld</b> v, 08h	
		L3: <b>djnz</b> v, L3	
		<b>ret</b>	
}		}	
		}	

# (S<sup>3</sup>) Control-flow Graph for the ZIL Program



## (S<sup>3</sup>) ILP Formulation in AMPL format (Excerpt)

---

```
# Set Declarations
set Banks := { 0, ..., 12, 15 }; # 13, 14 reserved for stack
set Instrabs;
set Var;
set Bin2Instr within (Instrabs × Var × Var);
set DjnzInstr within (Instrabs × Var);

# Variables
var r { Var × Banks } binary;
var RPVal { Instrabs × Banks } binary;
var Bin2Cost { Bin2Instr } binary;
var SetRP { Instrabs } binary;

# Objective Function
minimize SPACE_COST:
    sum { (i, v1, v2) in Bin2Instr } Bin2Cost[i, v1, v2] +
    sum { i in Instrabs } 2 * SetRP[i] + ...;

# Constraints
subject to VAR_IN_SINGLE_BANK { v in Var }:
    sum { b in Banks } r[v, b] = 1;
subject to RP_UNIQUE { i in Instrabs }:
    sum { b in Banks } RPVal[i, b] = 1;
subject to DJNZ_RESTRICTION { (i, v) in DjnzInstr }:
    r[v, b] = RPVal[i, b];
```

## (§<sup>3</sup>) ILP for the ZIL program

---

**minimize**

$$\text{Bin2Cost}_{i_0_1} + 2 * \text{SetRP}_{i_0_0} + 2 * \text{SetRP}_{i_0_1} + \dots$$

**subject to**

$$r_{u_0} + r_{u_1} + \dots + r_{u_{15}} = 1$$

$$r_{v_1} + r_{v_1} + \dots + r_{v_{15}} = 1$$

...

$$\text{RPVal}_{i_0_0_0} + \text{RPVal}_{i_0_0_1} + \dots + \text{RPVal}_{i_0_0_{15}} = 1$$

$$\text{RPVal}_{i_0_1_0} + \text{RPVal}_{i_0_1_1} + \dots + \text{RPVal}_{i_0_1_{15}} = 1$$

...

$$r_{u_0} = \text{RPVal}_{i_1_2_0}$$

$$r_{u_1} = \text{RPVal}_{i_1_2_1}$$

...

$$r_{u_{15}} = \text{RPVal}_{i_1_2_{15}}$$

$$r_{u_0} = \text{RPVal}_{i_2_2_0}$$

$$r_{v_1} = \text{RPVal}_{i_2_2_1}$$

...

$$r_{v_{15}} = \text{RPVal}_{i_2_2_{15}}$$

## (S<sup>3</sup>) Target Z86 code for the ZIL program

---

```
MAIN          PROCEDURES          HANDLERS
{
    ; x, y are allotted          T4()
    ; regs 0, 1 in bank 1       {
                                ; u is allotted register
                                ; 0 in bank 2
                                ; intrs is allotted register
                                ; 0 in bank 3
START:
    srp 1
    cp  r0, r1 ; 6b saved
    jp  eq, L0
    call T4
    jp  L1
L0: call T8
L1: jp  START
}
                                }

                                T8()
                                {
                                ; v is allotted register
                                ; 1 in bank 2

                                srp 2
                                ld  r1, 08h ; 6b saved
L3: djnz r1, L3
    ret
                                }
}
```

## (S<sup>3</sup>) ILP Constraints

---

$$V = 0$$

$$V = 1$$

$$V = V'$$

$$V \leq V'$$

$$V_1 + \dots + V_n = 1$$

$$V_1 + \dots + V_n \leq C$$

$$V \leq V' + V''$$

where  $V, V', V'', V_1, \dots, V_n$  are variables that range over  $\{0, 1\}$ .

Solvability is NP-complete.

## (§<sup>3</sup>) A Cheap ILP-based Approach

---

Approach: Just one **set RP**, at the start of the program.

Variables: Bin2Cost, InCurrBank.

Idea:  $\text{InCurrBank}_v = 1$  if we should store  $v$  in the bank to which RP points.

$$\begin{aligned} & \sum_{v \in \text{Var}} \text{InCurrBank}_v \leq 16 \\ & \forall v_1 \in \text{PDV0}. \forall v_2 \in \text{PDV15}. \text{InCurrBank}_{v_1} + \text{InCurrBank}_{v_2} \leq 1 \\ & \forall v_1 \in \text{PDV0}. \forall v_2 \in \text{PDV0}. \text{InCurrBank}_{v_1} = \text{InCurrBank}_{v_2} \\ & \forall v_1 \in \text{PDV15}. \forall v_2 \in \text{PDV15}. \text{InCurrBank}_{v_1} = \text{InCurrBank}_{v_2} \\ & \forall (i, v) \in \text{DjnzInstr}. \text{InCurrBank}_v = 1 \\ & \forall (i, v_1, v_2) \in \text{Bin2Instr}. \text{Bin2Cost}_i + \text{InCurrBank}_{v_1} \geq 1 \\ & \forall (i, v_1, v_2) \in \text{Bin2Instr}. \text{Bin2Cost}_i + \text{InCurrBank}_{v_2} \geq 1 \end{aligned}$$

$$\text{minimize: } \sum_{(i, v_1, v_2) \in \text{Bin2Instr}} \text{Bin2Cost}_i - \sum_{(i, v) \in \text{Bin10rIncrInstr}} \text{InCurrBank}_v$$



## (§<sup>3</sup>) Benchmark Characteristics

---

Number of:	ex	serial	cturk
Lines of ZIL (nodes in CFG)	14	181	850
Lines of ZIL after abstraction (nodes in CFG <sub>abs</sub> )	17	53	304
Edges in CFG <sub>abs</sub>	42	193	1287
Instructions in Bin2Instr	1	9	147
Instructions in Bin1Instr	2	41	126
Instructions in IncrInstr	1	2	20
Instructions in DjnzInstr	2	0	10
User-defined variables	5	9	55
Procedures (excluding MAIN)	2	6	37
Interrupt handlers	1	2	2

---

## (S<sup>3</sup>) Experimental Results: Timing

---

Number of:	technique	ex	serial	cturk
Integer variables	Cheap	23	33	187
	SetRP	401	1035	2343
	SetRP + PuPoRP	449	1275	2885
	SetRP + Full PuPoRP	617	2009	6909
Constraints	Cheap	225	239	525
	SetRP	656	3132	8900
	SetRP + PuPoRP	1052	6369	21426
	SetRP + Full PuPoRP	1722	9953	35961
Seconds to solve the ILP	Cheap	0.00	0.01	0.10
	SetRP	0.04	0.27	856
	SetRP + PuPoRP	0.07	0.92	2478
	SetRP + Full PuPoRP	0.14	3.39	59351

---

## (S<sup>3</sup>) Experimental Results: Target Code

Number of:	technique	ex	serial	cturk
<b>srp</b> introduced	Cheap	1	1	1
	SetRP	1	2	19
	SetRP + PuPoRP	1	2	21
	SetRP + Full PuPoRP	1	2	18
<b>push/pop RP</b> introduced	SetRP + PuPoRP	0	0	2
	SetRP + Full PuPoRP	0	0	2
instructions addressing only working registers	Cheap	4	29	50
	SetRP	3	30	131
	SetRP + PuPoRP	4	35	150
	SetRP + Full PuPoRP	4	35	150
	upper bound	4	52	293

Size (in bytes) of:	serial	cturk
handwritten Z86 code	415	1789
Z86 code generated using SetRP + PuPoRP	382	1811

## (S<sup>3</sup>) Embedded Software of the Future

---

A machine readable specification and an implementation:

### **Resoure Constraints:**

- Available code space: 512 KB
- Maximum stack size: 800 bytes
- Maximum time to handle event 1: 400  $\mu$ s
- Minimum battery life time: 2 years

### **Source Code:**

// in a high-level language such as C

Can be compiled by a resource-aware compiler.

The generated assembly code can be verified by a model checker.

## (§<sup>3</sup>) A Nasty Programming Error

---

```
handler 1 {
    // do something
    enable-handling-of-interrupt-2
    // do something else
    iret
}
handler 2 {
    // do something
    enable-handling-of-interrupt-1
    // do something else
    iret
}
```


## (S<sup>3</sup>) Interrupt Mask Register


---

Well-known product	Processor	interrupt sources	master bit
Microcontroller	Zilog Z86	6	yes
iPAQ Pocket PC	Intel strongARM, XScale	21	no
Palm	Motorola Dragonball (68K Family)	22	yes
Microcontroller	Intel MCS-51 Family (8051 etc)	6	yes

MCS-51 interrupt mask register:

EA	–	ET2	ES	ET1	EX1	ET0	EX0
----	---	-----	----	-----	-----	-----	-----







## ( $\int^3$ ) Stack-Size Analysis

---

Program	Lower	Upper	Time	Space
CTurk	17	18	4.11 s	31.6 MB
GTurk	16	17	4.31 s	32.2 MB
ZTurk	16	17	4.22 s	32.1 MB
DRop	12	14	4.14 s	31.1 MB
Rop	12	14	4.18 s	31.8 MB
Fan	11	N/A	N/A	N/A
Serial	10	10	3.87 s	31.0 MB
Example	37	37	3.21 s	34.9 MB

The lower bounds were found with a software simulator for Z86 assembly language that we wrote.

## (§<sup>3</sup>) A Typed Interrupt Calculus

---

```

maximum stack size: 2

imr = imr or 111b

loop {
  skip
  imr = imr or 111b
}

handler 1 [ ( 111b -> 111b : 0 )
           ( 110b -> 110b : 0 )
         ] {
  skip
  iret
}

handler 2 [ ( 111b -> 111b : 1 )
           ] {
  skip
  imr = imr and 110b
  imr = imr or 100b
  iret
}
```

**Theorem:** A well-typed program cannot cause stack overflow.

## (§<sup>3</sup>) The Interrupt Calculus

---

(program)  $p ::= (m, \bar{h})$   
(main)  $m ::= \text{loop } s \mid s ; m$   
(handler)  $h ::= \text{iret} \mid s ; h$   
(statements)  $s ::= x = e \mid \text{imr} = \text{imr} \wedge \text{imr} \mid \text{imr} = \text{imr} \vee \text{imr} \mid$   
 $\text{if0 } x \text{ then } s_1 \text{ else } s_2 \mid s_1 ; s_2 \mid \text{skip}$   
(expression)  $e ::= c \mid x \mid x + c \mid x_1 + x_2$

## (§<sup>3</sup>) Conclusion

---

High-assurance embedded systems in high-level languages =

machine-readable specifications +

type systems +

model checking +

time-, space-, and power-aware compiler +

automatic testcase generation.

## Bibliography

<http://www.cs.purdue.edu/homes/palsberg/paper/icse01.ps.gz>

Static Checking of Interrupt-driven Software, with Dennis Brylow and Niels Damgaard. In Proceedings of ICSE'01, 23rd International Conference on Software Engineering, pages 47-56, Toronto, May 2001.

<http://www.cs.purdue.edu/homes/palsberg/paper/naik-palsberg02.ps.gz>

Compiling with Code-Size Constraints, with Mayur Naik. In Proceedings of LCTES'02, Languages, Compilers, and Tools for Embedded Systems joint with SCOPES'02, Software and Compilers for Embedded Systems, Berlin, Germany, June 2002.

<http://www.cs.purdue.edu/homes/palsberg/paper/fttrft02.ps.gz>

A Typed Interrupt Calculus, with Di Ma. In FTRTFT'02, 7th International Symposium on Formal Techniques in Real-Time and Fault Tolerant Systems, Oldenburg, Germany, September 2002.