A methodology for design space exploration of on-chip networks

Luciano Lavagno

Politecnico di Torino, Italy

Cadence Berkeley Labs, CA


Laura Vanzago

STMicroelectronics

1


lavagno@polito.it http://polimage.polito.it/~lavagno


laura.vanzago@st.com





Luciano Lavagno ©


MPSOC'02 Summer School, France, July 2002 - 2
























































































































Luciano Lavagno ©


MPSOC'02 Summer School, France, July 2002 - 42














Luciano Lavagno ©

MPSOC'02 Summer School, France, July 2002 - 48

