

A methodology for design space exploration of on-chip networks

Luciano Lavagno

Politecnico di Torino, Italy
Cadence Berkeley Labs, CA

lavagno@polito.it

<http://polimage.polito.it/~lavagno>

Laura Vanzago

STMicroelectronics

laura.vanzago@st.com

1


Outline

- **System-on-chip design flow**
 - **Functional and architectural modeling**
 - **Mapping**
 - **Performance simulation**
 - **Communication refinement**
 - **Implementation**
- **Case study: wireless LAN architectural exploration**
 - **functional model**
 - **on-chip communication architectural model**
 - **design space exploration**


The System-On-Chip Design Flow

- Specify:
 - *What does the customer really want?*
- Architect:
 - *What is the most cost and performance effective architecture to implement it?*
 - *What existing components can I adapt and re-use?*
- Evaluate:
 - *What is the performance impact of a cheaper architecture?*
- Implement:
 - *What can I generate automatically from libraries and customization?*
- *Idea: separate computation, communication and performance*


The System-On-Chip Design Flow





The System-On-Chip Design Flow




Functional Modeling





Communication Refinement



Optimization



Functional modeling





Luciano Lavagno ©

MPSOC'02 Summer School, France, July 2002 - 9



Architectural Modeling

Double Processor Architecture



Luciano Lavagno ©


Mapping



Outline

- System-on-chip design flow
 - Functional and architectural modeling
 - Mapping
 - Performance simulation
 - Communication refinement
 - Implementation
- Case study: wireless LAN architectural exploration
 - functional model
 - on-chip communication architectural model
 - design space exploration

Performance Modeling



Functional Model

```
my_ip() {
  f = x.read();
  r = f * k;
  y.write(r); }
```

Separate Delay Model

Inline Delay Model


```
Delay Script
// HW implem
delay() {
  input(x);
  run();
  delay(2.0 / cps);
  output(y); }
```

```
IP Functional Model
my_ip() {
  f = x.read();
  r = f * k;
  y.write(r); }
```

```
Annotated
IP Functional Model


my_ip() {
  f = x.read();
  r = f * k;
  __DelayCycles(2);
  y.write(r); }
```

Software Performance Estimation




Communication refinement

Delay Independent API
 e.g. unbounded FIFO Write, Read (vector of «any» type) — APP




Process HW/SW Independent System Communications e.g. Bounded FIFO — SYS



Module Bus independent Virtual Component Interface Write, Read (address, bus-able data chunk...) — VCI




Module Interface Physical Bus Transfers e.g. Arbitrated PiBus protocol — PHY




VCI to Physical-Bus Wrapper

Communication refinement




Communication refinement



Luciano Lavagno ©

Mapping communication links to a pattern




Luciano Lavagno ©


Mapping communication links to a pattern

Name	Type	Value
Pattern Views		InterruptRegisterMapped
fixed_pattern		
ASICInterruptIndex	INTEGER	5
CommsDataAddress	@VCC_Types.DataAddress	@VCC_Types.DataAddress(0x34,@VCC_Types.AddressSetting:Floating)
offset	unsigned	0x34
setting	@VCC_Types.AddressSetting	@VCC_Types.AddressSetting:Floating
CommsInterruptNumber	INTEGER	6
CommsInterruptBus Views		TDMI_InterruptBus
bus		
CommsBus Views		TDMI_DataBus
bus		

Communication Refinement




Performance simulation by mapping




Luciano Lavagno ©

Performance simulation



Software Gantt Charts



Architecture Analysis

Luciano Lavagno ©


Exploring Design Trade Offs

- Iteration through different mapping experiments
- Gradual refinement of the design
- Evaluation
 - of the "refined" design
 - of system performance after implementation
- Export implementation to
 - Testbench and top-level netlist
 - Hardware netlist
 - Software RTOS customization

Outline

- System-on-chip design flow
 - Functional and architectural modeling
 - Mapping
 - Performance simulation
 - Communication refinement
 - Implementation
- Case study: wireless LAN architectural exploration
 - functional model
 - on-chip communication architectural model
 - design space exploration



Implementation by mapping



Luciano Lavagno ©


Flow to Implementation

- Export refined design to co-verification and implementation tools




Luciano Lavagno ©

Flow to Implementation



Luciano Lavagno ©

Customizing RTOS



```

$<StandardHeader,'RTOS r
$<RtosAndCpuIncludes>
$<BoardSupportPackageIn
$<LynxSwIncludes>
/* Device Driver includes/de
$<LynxDriverIncludes>
$<LynxDeviceHandleDecs>
/* Mutex semaphore per pro
$<MutexVariableDefinitions:
/* Define an identifier for eac
$<TaskIdDefinitions>

void root(void) {
/* Mutex semaphore per pro
$<CreateMutexes>
/* Create each software task
$<CreateTasks>
/* Register interrupt service
$<RegisterInterrupts>
/* Schedule each software t
$<StartTasks>
/* Delete or suspend the roo
$<DeleteSelf>

```

```


#include <psos.h>
#include "init.h"
#include "tasks.h"
/* Device Driver includes/device handle decls */
#include "drivers.h"
/* Mutex semaphore per protected data-buffer */
unsigned long l_24_i_50_MainDisp_mutex;
unsigned long l_24_i_50_SubDisp_mutex;
/* Define an identifier for each task */
unsigned long task_i_13_i_6_ready;
unsigned long task_i_26_ready;

void root(void) {
/* Mutex semaphore per protected data-buffer */
k_fatal(0x20000004, K_LOCAL);
k_fatal(0x20000004, K_LOCAL);
/* Create each software task */
if (t_create("T0", 10, 1024, 1024, T_LOCAL,
&task_i_13_i_6_ready)) k_fatal(0x20000001,
if (t_create("T1", 11, 1024, 1024, T_LOCAL,
&task_i_26_ready)) k_fatal(0x20000001,
...

```

Luciano Lavagno ©

Creating SW Communication Code



```
#include <psos.h>
#define LYNX_BEGIN_ATOMIC() OSDisableInt()
#define LYNX_END_ATOMIC() OSEnableInt()
#define LYNX_SET_PENDING(taskEventName) ev_receive(allevents, \
    (EV_ANY || EV_NOWAIT), 0, events_r)
#define LYNX_SET_READY(taskEventName) ev_send(taskEventName, allevents)
#define LYNX_MUTEX_REQUEST(mutex) sm_p(mutex, SM_WAIT, 0)
#define LYNX_MUTEX_RELEASE(mutex) sm_v(mutex)
#define LYNX_ISR_ENTER() OSEnterISR()
#define LYNX_ISR_EXIT() OSExitISR()
```

```
void lynx_Run(lynx_inst_ident_t inst_id)
{
    char buffinput[10] = "";



    if (lynx_Enabled(inst_id,in)){
        lynx_Value(inst_id, in, &buffinput);
        ... behaviour d functionality ....
        lynx_Post(inst_id, out, &buffinput);
    }
}
```

```
#define I_31_I_64_Value_MainDisp(inst_id, buff_p) \
(( \
    (LYNX_MUTEX_REQUEST(I_3_DM_1_X_mutex)), \
    (LYNX_MEMCPY(buff_p,&I_3_DM_1_X,sizeof(I_3_DM_1_X))), \
    (Probe_I_31_I_64_Value_MainDisp), \
    (LYNX_MUTEX_RELEASE(I_3_DM_1_X_mutex)), &I_3_DM_1_X \
))
```

Luciano Lavagno ©

29


Creating HW Communication Code




Luciano Lavagno ©

MPSOC'02 Summer School, France, July 2002 - 30

Creating Testbench




Comparing Results




Outline

- **System-on-chip design flow**
 - Functional and architectural modeling
 - Mapping
 - Performance simulation
 - Communication refinement
 - Implementation
- **Case study: wireless LAN architectural exploration**
 - functional model
 - on-chip communication architectural model
 - design space exploration

Case study: wireless LAN physical layer




From board to SOC



Which microcontroller?
 Do I need more FPGA?
 DSP in place of ASIC?
 Which MAC?
 Where will the MAC run?
 Which other applications
 can I add?
 Is the chip reusable?
 Does it have too much
 memory?


Luciano Lavagno ©

Design Flow




Luciano Lavagno ©

Top-level Hiperlan/2 Functional Model




Luciano Lavagno ©

Hiperlan/2 OFDM Transmitter




Luciano Lavagno ©


Hiperlan/2 OFDM Receiver



Heterogeneous Behavior



Example of functional block



Imported from Cossap environment

```
void CPP_MODEL_IMPLEMENTATION::Init()
{
    ...; Length = LenghtPar.Value(); // read parameter
    // Set data rate on 2 input ports: Real and Imag
    Real.SetDataRate(Length);
    Imag.SetDataRate(Length);
}
// Run() is executed every time the firing rule is satisfied
void CPP_MODEL_IMPLEMENTATION::Run()
{
    for (i=0; i<Real.GetDataRate(); i++) {
        // Read data from the input ports
        data[i][0] = Real.Value();
        data[i][1] = Imag.Value();
    }
    // Call the FFT procedure (C functional model)
    fft_cns_rot_bfp(data,...);
    // Write data to two output ports (OutReal, OutImag)
    for (i=0; i< Length; i++) {
        OutReal.Post(data[i][0]);
        OutImag.Post(data[i][1]);
    }
}
```

Luciano Lavagno ©


Outline

- System-on-chip design flow
 - Functional and architectural modeling
 - Mapping
 - Performance simulation
 - Communication refinement
 - Implementation
- Case study: wireless LAN architectural exploration
 - functional model
 - on-chip communication architectural model
 - design space exploration

Luciano Lavagno ©



MPSOC'02 Summer School, France, July 2002 - 42

Wireless LAN physical layer SOC architecture




Crossbar features

- The crossbar model is flexible in the number of masters and slaves supported (evaluated at simulation initialization time)
- A prioritized FIFO is used to arbitrate multiple master requests for each slave
- Number of parallel slave accesses defined through a parameter
- A transmission can be suspended by higher priority requests (preemptive)
- Arbitration overhead and slave access delays are parameterized



Sender Service Communication Refinement




Outline

- System-on-chip design flow
 - Functional and architectural modeling
 - Mapping
 - Performance simulation
 - Communication refinement
 - Implementation
- Case study: wireless LAN architectural exploration
 - functional model
 - on-chip communication architectural model
 - design space exploration

Design Space Exploration

- Explored several computation/communication architecture configurations
 - FFT throughput ($\frac{1}{4}$ clock cycle vs 1 clock cycle)
 - Number of buffer ports FFT \rightarrow FIR on crossbar
 - FPGA \rightarrow FFT communication pattern
 - Shared Memory
 - Register Direct

Exploration Results



BitRate (Mb/s)

5.8 7.2 8.2 8.2 9.6 13.7 12.5 15.6

Hiperlan/2 spec.

12



Conclusion

- **System-On-Chip Design requires methodology, tools and libraries**
- **Separate computation, communication and architecture**
 - **computation: compiled and scheduled**
 - **communication: refined via patters**
- **Map computation and communication onto platform**
 - **simulate performance**
 - **generate implementation model for HW, SW and communication**