











































































DSP vs. Xilinx FPGA benchmark					
	Function	Industry's fastest DSP Processor Core	Xilinx Virtex-E -8	Xilinx Virtex-II	
	8x8 Multiply-and- Accumulate (MAC)	8.8 billion MACs/s	128 billion MACs/s	600 billion MACs/s	
	FIR filter 256-tap linear phase 16-bit data/coeff.	17 Mega samples per second (MSPS) 1.1 GHz	160 MSPS 160 MHz	180 MSPS 180 MHz	
	FFT 1024 point 16-bit data	7.7 μsec 800 MHz	41 μsec 100 MHz	1 μsec 140 MHz <sub>30</sub>	
Uni	Universität Hannover				

Г







## References

### **Processor Architectures**

- [Pirs95] P. Pirsch, J. Kneip, K. Rönner, "Parallelization Resources of Image Processing Algorithms and their Mapping on a Programmable Parallel Videosignal Processor," *Proc. of the International Symposium on Circuits* and Systems 1995, pp. I-562–565, Seattle, 1995
- [Pirs99] P. Pirsch, "Architectures for Multimedia Signal Processing," Proc. IEEE Workshop on Signal Processing Systems, pp. 1–12, Nov. 1999.
- [Pirs02] P. Pirsch, A. Freimann, C. Klar, J. P. Wittenburg, "Processor Architectures for Multimedia Applications," *Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS*, Springer Verlag, Heidelberg, pp. 188–206, Feb. 2002

### Synthetic Aperture Radar SAR

- [Curl91] John C. Curlander, Robert N. McDonough, *Synthetic Aperture Radar*, John Wiley and Sons, Inc., 1991
- [Soum99] Mehrdad Soumekh, Synthetic Aperture Radar Signal Processing with MATLAB algorithms, John Wiley and Sons, Inc., 1999
- [Fitc88] J. Patrick Fitch, Synthetic Aperture Radar, Springer, 1988
- [Kloo01] H. Kloos, L. Friebe, J. P. Wittenburg, W. Hinrichs, H. Lieske and P. Pirsch, "HiPAR-DSP 16, A new DSP for Onboard Real-Time SAR Systems," *Proc. of 15th Aerosense Conference on Phototonic and Quantum Tech*nologies for Aerospace and Application III, July 2001.

# Orthogonal Frequency Division Multiplexing OFDM

- [Baha99] Ahmad R. S. Bahai, Burton R. Saltzberg, *Multi-carrier digital communications : theory and applications of OFDM*, Kluwer Academic/Plenum, 1999
- [Nee00] Richard van Nee, Ramjee Prasad, *OFDM wireless multimedia communications*, Artech House, 2000
- [Rohl01] H. Rohling, R. Grünheid and D. Galda, "OFDM Air Interface for the 4th Generation of Mobile Communication Systems," *Proc. of the 6th International OFDM-Workshop*, pp. 1–28, Hamburg, Germany, Sept. 2001.

### MPEG

- [MPEG-2] ISO/IEC 13818–2, "Generic coding of moving pictures and associated audio, (MPEG-2), Part 2: Video," Nov. 1993.
- [H.263] ITU-T Recommendation Draft H.263, "Video Coding for Low Bitrate Communications," International Telecommunication Union, May 1996.
- [Chia98] L. Chiariglione, "Impact of MPEG Standards on Multimedia Industry," *Multimedia Signal Processing, Proc. of the IEEE*, Vol. 86, No. 6, pp. 1222– 1227, June 1998.
- [ISO98] ISO/IEC JTC11/SC29/WG11 N2323, "Overview of the MPEG-4 Standard," July 1998.
- [MPEG-4] ISO/IEC JTC11/SC29/WG11 W2502, "ISO/IEC 14496-2. Final Draft international standard. Part 2: Visual," Atlantic-City, Oct. 1998
- [Hask98] B. Haskell, P. G. Howard, Y. A. Lecun, A. Puri, J. Ostermann, M. R. Civanlar, L. Rabiner, L. Bottou and P. Haffner, "Image and Video Coding -Emerging Standards and beyond," *IEEE Trans. on Circuits and Systems* for Video Technology, Vol. 8 No. 7, pp. 878–891, Nov. 1998.
- [Knei98] J. Kneip, S. Bauer, J. Volmer, B. Schmale, P. Kuhn, M. ReiSSmann, "The MPEG-4 Video Coding Standard - a VLSI point of view," *IEEE International Workshop on Signal Processing Systems SIPS98*, Boston, Oct. 1998.
- [Bere99] M. Berekovic, H.-J. Stolberg, M. B. Kulaczewski and P. Pirsch, "Instruction Set Extension for MPEG-4 Video," *Journal of VLSI Signal Processing* 23, pp. 27–49, 1999.
- [Bere02] M. Berekovic, H.-J. Stolberg, S. Flügel, S. Moch, M. B. Kulaczewski, L. Friebe, J. Hilgenstock, X. Mao, H. Klussmann, P. Pirsch, "Implementing The MPEG-4 AS Profile on a Multi-Core System on Chip Architecture," *Proceedings of 3rd Workshop and Exhibition on MPEG-4 (WEMP4)*, June 2002

### **Reconfigurable Computing**

- [Mirs96] E. Mirsky, A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," *Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines*, pp. 157–166, Apr. 1996.
- [Radu98] B. Radunovic and V. Milutinovic, "A Survey of Reconfigurable Computing Architectures," 8th International Workshop on Field-Programmable Logic and Applications, pp. 376–385, Tallinn, Estonia, Aug./Sept. 1998.

- [Gucc00] S. A. Guccione, "List of FPGA-based Computing Machines," http://www.io.com/~guccione/HW\_list.html, last updated August 21, 2000.
- [Tess01] Russell Tessier and Wayne Burleson, "Reconfigurable Computing for Digital Signal Processing: A Survey," *Journal of VLSI Signal Processing*, vol. 28, pp. 7–28, 2001.

## **Further Readings**

- [Cool65] J. W. Cooley and J. W. Tukey, "An Algorithm for the Machine Computation of Complex Fourier Series," *Mathematics of Computation*, Vol. 9, pp. 297– 301, Apr. 1965.
- [Toma67] R. M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," *IBM Journal of Research and Development*, volume 11 (1), pp. 25-33, IBM, 1967
- [Yama94] W. Yamamoto, M. J. Serrano, A. R. Talcott, R. C. Wood, M. Nemirovski, "Performance Estimation of Multistreamed, Superscalar Processors," *Proceedings of the 27th Annual Hawaii International Conference on System Sciences*, Honolulu, 1994.