Trends and Requirements for Network Processor SoC tools
MP SoC School, July 2002

Pierre Paulin, Director

SoC Platform Automation Technologies
STMicroelectronics, Ottawa, Canada

Outline

- Network Processors
  - Why?
  - High performance: How?
  - NPU tools survey
- *StepNP™* Research NPU Platform
  - Parallel processor architecture
  - Router applications
  - SoC tools and methods
- R&D Needs Outlook
  - Which platform, which SoC tools?

Why are NPU's Interesting?

- Key component of emerging intelligent high-bandwidth optical network
- Commercial perspectives
- First real industrial parallel processing application



- Cost-effective & useable parallelism
- Perfect driver for next generation SoC tools
  - Embedded software & System-level design tools
  - Multi-processor tools

Router/Switch Space (Today)



NPU Instructions / Packet



Enabling High Performance







Architecture | Implementation | Technology

Performance = $\frac{\text{Application}}{\#\ \text{Instructions}} \times \frac{\#\ \text{Instructions}}{\text{Cycles}} \times \frac{\text{Cycles}}{\text{Second}}$

OC48: 3-12 GIPs
OC192: 12-50 GIPs

Power < 10W

- **Packet-oriented ISA**
- **H/W co-processors**
- **Network-on-Chip**
- **Parallel Processors**
- **Pipelined packet processing**

- **Pipelining**
- **Multi-issue, VLIW**
- **Special H/W**
- **Hardware Multi-threading**

- **Deep submicron CMOS**
- **500 to 1000 MHz**



NPU Tools Survey

Common NPUs

at 2.5 Gb/s and 10 Gb/s

(Info from company public web sites, updated Feb. 2002)

NPU (2.5 Gb)	**HLL**	**Debug**	**ISS**	**System Model**	**Lib**	**Other**
IBM PowerNP	C: ppc only VxWorks	sim,oce Fr inject	Yes	Yes Tcl/Tk I/F	Yes	Perf. analysis Ref. Board
Agere Payload+	FPL, C VxWorks	Yes IDE	Yes	Throughput modelling	Yes	Packet gen. Ref. Board
Motorola C-5	GCC VxWorks	GDB	Yes	Perf. Model (250X HDL)	C-ware	Perf. analysis Packet gen.
Intel IXP1200	ueC, symb. macro-asm NPOS, OS9	Cycle-acc dbg IDE	Yes	Cycle-acc. FL-API	Teja uWare ACE …	Perf. analysis Packet gen.
Conexant Mxt4400	GCC (2001?)	Yes	Yes	Cycle-acc.	Yes	Perf. analysis Packet gen.
Sitera IQ2000		GDB Sim, jtag oce	Yes	Functional, HDL cosim, Tcl/Tk I/F	Yes	Perf. analysis Packet gen. Ref. board

NPU (10 Gb)	HLL	Debug	ISS	System Model	Lib	Other
Lexra Netvortex	CC VRTX OS	m-p/m-thr IDE	Yes	Cycle-based		OCE (JTAG)
AMCC / MMC nP7510	m-p CC h/w OS VxWorks	XRay IDE: WindRiver	Yes		Yes	OCE (JTAG) Ref board
Clear Speed	m-p CC	m-p dbug IDE	Yes	Yes	Yes	Perf. analysis
Si Access	iAtom CC	m-p/m-thr IDE	Yes (C++)	Cycle-based (C++), API	Yes	Perf. analysis Packet gen.
Cisco Toaster	CC (CCC) Cisco IOS	Yes	Yes	Cycle-based	Yes	
Agere Payload+	FPL, ASL VxWorks, Linux OS	Yes, IDE	Yes	Cycle-based, C/Java API's	Yes	Perf. analysis Packet gen. Ref. Board

NPU Tools Summary

	2.5G	10G
ISS	6/6	6/6
Source-level debugger	4/6	6/6
System-model (cycle-based)	4/6	4/6
O/S support (mostly on ctrl proc)	4/6	4/6
Packet generation	5/6	2/6
HLL compiler	4/6	6/6
Performance analysis	4/6	3/6
Multi-processor compilation	0/6	2/6

Outline

- Network Processors
- ***StepNP™ Research NPU Platform***
  - Overview
  - Parallel processor architecture
  - Router application software
  - SoC tools and methods
- R&D Needs Outlook

StepNP™ Reference Platform

- System-level Telecom Exploratory Platform for Network Processing
- For Academic Partners
  - Canada, International
- For Commercial CAD partners
- For ST system design, embedded systems and platform automation R&D teams
  - Challenging internal driver
- For ST customers
  - Reference platform for communication IP
  - Tool driver for real NPU's



STMicroelectronics StepNP™ Reference Platform



StepNP™ Reference Platform

- Application S/W
  - MIT Click modular router
- Architecture
  - Processor array: ARM , Tensilica, PowerPC, DLX
  - Interconnect: Split-transaction bus, Octagon, Spin, Amba, ring, crossbar



  - Network search engine, co-proc., semaphore engine, memory, I/O
- Tools
  - ST NPU SoC tools prototype





StepNP™ Outline

- What is StepNP™?
- ***Hardware Architecture***
  - Multi-threaded processors
  - Interconnect
- Routing software
- Tools and Methodologies

StepNP™ H/W Architecture



- Programmable Multithreaded Network Processor Platform
- Easy replacement of processors: ARM, PowerPC, Tensilica

H/W Multi-threaded Processor

- Principal approach :
  - Block interleaving technique: The instructions of a thread are executed successively until an event occurs that may cause latency (ie: read memory data)



StepNP™ Reference Processor

- Hardware multi-threaded processor
  - Standard approach for network processors
    - Hide latency via zero overhead thread context switch
  - Configurable number of hardware threads per processor (default 8)
  - Configurable pipeline depth (default 4)
- Each thread executes functional instruction set (e.g. ARM, PowerPC)
  - StepNP primary focus not on instruction set of NPU
- SystemC cycle-accurate model
  - Encapsulation of functional ISS (ARM, DLX, PowerPC, etc.)



StepNP™ Interconnect Models



- A general framework for interconnects, to allow architecture exploration
- Multi-level modelling
  - Transaction-level to cycle-accurate models
- Various interconnect architectures
  - Split-transaction bus, SPIN (Paris LIP6), Octagon (ST), ring, crossbar, Amba bus, Sonics
  - Currently developing various channel implementations
    - Functional, transactional, cycle-based
  - Distributed simulation is another form of implementation

Split Transaction Bus Model



StepNP™ Outline

- What is StepNP™?
- Hardware Architecture
  - Multi-threaded processors
  - Interconnect
- ***Routing software***
- Tools and Methodologies

StepNP™ Routing Software



- Uses the MIT Click router software
  - http://www.pdos.lcs.mit.edu/click
- Click is
  - Available under open-source license
  - modular, flexible, configurable
- Fine-grained modularity of Click allows efficient parallel execution.
- Router configurations expressed in a simple language

StepNP™ Routing Application

- A simple network translation (NAT) application
- Easy to set up testbench environment
- Emulates a “virtual host”, by capturing packets off real ethernet, performs NAT algorithms, and injects back on to ethernet.
- Can set up real network applications (telnet or web browsing) with the virtual host, and watch StepNP simulator processing packets.

Application and Architecture Testbench



StepNP™ Outline

- What is StepNP™?
- Hardware Architecture
  - Multi-threaded processors
  - Interconnect
- Routing software
- ***Tools and Methodologies***

SOCP Transaction-Level Model Channel Interface

- Based on OCP (VCI) semantics
  - Transaction-level interface (no pins, signals, clk)



SOCP Channel Interface (contd.)

- Simulation speed results for functional SOCP implementation
  - Unix Ultra80 (450 MHz) 250 KHz (to 1.2 MHz)
  - Linux PC (800 MHz) 1.5 MHz (to 1.5 MHz)
- Distributed simulation using SOCP
  - Special SOCP channel uses TCP/IP, SystemC modules assigned manually to W/S
  - Lower bound on simulation speed (if limited only by TCP/IP communication)
    - 30 KHz over TCP/IP 100Mb Ethernet
  - Exploring Myrinet implementation (U. of Montreal)

SIDL (SystemC IDL)

- Similar to CORBA IDL (lighter, SysC based)
  - Language-specific APIs generated automatically: C++, Java, Tcl, XML (FwLib)
- API types
  - Instrospection API
  - SOCP ICE API
  - Domain-specific API
- Part of instrumentation methodology
  - FlexPerf2, SysProbe links



NPU eS/W Tools



StepNP™ Tool Platform



SoC Tools

Std. Views | Model Control | User-defd. Views



Tcl or Java I/F

SIDL Access API

Models:
Functional to Cycle acc.





SYSTEMC™



SoC-level User-extendable platform

- SoC execution debug
  - multi-threaded support, backtracking features
- SoC execution analysis
  - Logical, temporal, spatial perspectives
  - Range of abstraction levels supported
- SoC execution control
  - Well-defined and powerful interface to SoC model
  - Enables integration with other system software
  - Interfaces for C++ and scripting languages

SoC Tools – Timeline View



SoC Tools – Programmer's View



SoC Tools - Component View

- Shows layout of model components in 2D format
- Model component structure automatically obtained from SystemC model API
- Component graphical representation augmented with configurable information from:
  - Model signals, attribute values
  - software variable values
  - user-defined function of these primitive values
  - user-defined functions driving presentation objects

Soc Tools - User Defined Views

- Develop framework that allows end-user to construct application-specific views
- Two levels: scripting and Java-level
- Scripting (“easy” extensions): User can write scripts accessing model state, which drives provided presentation objects
- Java-level (power user): Provide Java SoC Monitor IDE environment and framework classes, Java Beans, etc, for extending the user interface
- Framework classes: for model access, control, and presentation

StepNP™: Putting it all Together



StepNP™ Application: NSE Reference Platform

- Customer learning tool
- Illustrate programming and use of NSE
- Example usage for typical routing applications
  - Applications developed using Click Router (NAT, IPv4)
  - BGP packet traces
- Visualization and control environment



StepNP™ Benefits



- Driver for ST SoC tools/methods
  - Transaction-level modeling
  - Working on standard instrumentation approach
- Driver for ST FlexWare eS/W tools
  - FlexPerf2 performance analysis
  - SoC-level debug, FlexCC-based NPU C compiler, ISS tools
- Reference platform for customers
  - Including models of ST IP:
    Network Search Engine, Octagon network-on-chip
- Environment reused for customer NPUs
- Vehicle for university interaction

StepNP^{TM} Benefits (2)



- Network Processing training
  - Architecture: Semaphore, H/W multi-threading, etc.
  - Application: Click router application
- Commercial CAD tool evaluation
  - Modelling tools: SystemC, ISS, System-level modeling
  - Verification tools
- Emerging CAD tool driver:
  - Combines two key elements of next gen. SoC's
    1. Multi-processor
    2. Network on Chip

StepNP™ Current Work

- Integration with ST Network Search Engine
  - Extend SoC debug/analysis tool
- SystemC instrumentation methodologies
- SOCP transaction-level I/F validation
  - Integrate with instrumentation methodology
- Beta release targeted for Sept. 2002
  - To selected Univ. and CAD partners
- Open Source in 2003

Next ‘Steps’

- New Processors,co-processors
  - Tensilica (+ bit-manip. instrns.) — Ec. Poly. Montreal
  - LisaTek model integration — Univ. Aachen, ST
- New Interconnect
  - SPIN — LIP6 lab
  - ST Octagon, AMBA bus — Univ. Montreal
- Application S/W
  - 4~6 representative applications, manually mapped onto threads/processors — ST/Ottawa, LIP6
- SoC Tools
  - Continue development current prototype — ST/Ottawa
  - SystemC instrumentation methods — ST/Ottawa

Outline

- Network Processors
- *StepNP™* Research NPU Platform
- ***R&D Needs Outlook***
  - Communication processor architecture of the future?
  - Key automation technologies
  - University interaction

Communication Processor Architecture of the Future?



Key Automation Technologies



University Research Framework



StepNP™ Cooperation

- Academic cooperation
  - Univ. Montreal and Ecole Polytechnique Montreal
  - U. Paris LIP6 (SPIN SoC packet-based network)
  - U. Aachen (ISS/SystemC cosim, eS/W tools)
  - U. Toronto (Multi-processor compilation)
  - Polit. Milan (Netw.-on-chip power optimization)
  - CMC (Canada-wide StepNP distribution)
  - Others tbd
- CAD vendor cooperation
  - The usual suspects

Conclusion

- NPU's are excellent driver for next generation SoC tools & methods
- StepNP™ reference platform
  - SystemC architecture model framework
  - MIT Click Router application software
  - SoC methods (SOCP, SIDL) and tool framework
  - Plan for open source in 2003
- Many R&D challenges
  - Network-on-Chip architectures
  - Multi-processor compilation