


Challenges and opportunities for FPGAs


Ivo Bolsens

FPGAs ride the tide of Moore's Law






ASICs buck the tide



Production Volume ---->



Future proof FPGA architecture




Tconnect (nsec) – $\rho . l^2 / \lambda^2$

Courtesy :IMEC

Xiliny

Microprocessor




The only circuitry which supports "useful operations" All the rest is overhead to support the time multiplexing and data transfer/storage

f_{proc} = 450 MHz = 900 MOPS

f_{fpga} = 300MHz = 150 BOPS


Source : Bob Broderson

Redefining FPGA




July 2003 MPSOC2003 6

Virtex-II Pro Programmable System Platform





Platform Design Concept






The System Components

- Hardwired CPUs
- Softwired CPUs
- Configurable CPUs
- Softwired Logic
- Hardwired Logic
- Reconfigurable Logic
- RAM

- Busses
- Networks
- Reconfigurable interconnect
- Input / Output




Serial Connectivity Trend



July 2003 MPSOC2003 10

Xiliny

Creating Complete System Solutions




(1000BaseLX/SX/CX)













Board-level ancestry

- Microprocessor is primary functional component on board
- FPGAs may be
 - secondary functional components (e.g. for accelerators, interfacing)
 - or just tertiary functional components (e.g. for glue logic, prototyping)






System Exploration in Platform FPGA







Board Architecture




Communication Bottleneck




Optimized Architecture



Eases Bus Bandwidth



Data Processing Efficiency





Shrink to single chip

- Two ways of interpreting board to chip mapping:
 - Microprocessor with embedded programmable logic
 - Natural shrinkage of board-level model
 - Example: possible use of embedded FPGA in SoC
 - Programmable logic with embedded microprocessor(s)
 - Platform FPGA: inversion of board-level model
 - Example: PowerPC(s) in Xilinx Virtex-II Pro
 - However, still open to processor-centric interpretation





Question

- Other creative ways to use
 - Concurrency
 - Programmability
 - Interconnect topology
- YES : Interface centric



Processor Use Models





Buried Processor

- Processor runs from BRAM
 only
- No external pins, no RTOS, no peripherals
- Typical use: packet processing, control functions

Embedded Computing

- Processor runs from large external memory
- CoreConnect bus structure, peripherals
- Typical use: running embedded software applications on RTOS



Interface-centric architecture

- Is appropriate for reactive systems highly relevant for future ambient intelligence/ubiquitous computing
 - 'Dissapearing computer'
- Processors have no special status in systems, and play only a secondary role as 'function units'
- Explicit 'hardware-software co-design' becomes lesser issue certainly no top-level partitioning
- Hardware accelerators of processor-centric model are inverted and replaced by 'software decelerators'

Software decelerators

- Processor executes software to perform one or more services for programmable logic
- Termed a 'decelerator' because execution is likely to be slower than for a logic-based implementation
- Rationale for use includes:
 - speed only has to be adequate to meet system deadlines
 - may save chip real estate and/or energy overall
 - potential simplification of implementation



Network processing


= DSP

- Dataflow
- Interface driven
- = Dataprocessing
 - complex data structures
 - irregular processing
- <> Lightweight processing


Example:Gigabit packet processor

- Four-port mixed-version IPv4 and IPv6 packet router implemented on single Virtex-II Pro chip
- Goal: 80% of packets handled entirely in the programmable logic, with zero latency
- PowerPC just used as an *assistant* to handle infrequent or unexpected types of packets
- Could dynamically change assignment of functions to logic or to program during system operation to reflect changes in packet traffic profile

Application Specific Memory




Processor Centric



200% overhead for moving packets between ports and hub

Source : Gordon Brebner, FCCM 2002

Interface Centric





ource : Gordon Brebner, FCCM 2002

Example: address lookup

- Need IP packet address lookup within schedule imposed by zero-latency logic-based packet handling
- Direct logic implementation, or indirect logic implementation using CAM, is possible but expensive in terms of resources used
- Software decelerator option is to use more sophisticated algorithms and data structures implemented on a processor, while also minimizing logic/processor interface overheads

Lookup results

- In the case study, have 240 ns to perform lookup
- Using a hashing algorithm programmed in C on an embedded PowerPC, can perform a lookup within 164 ns for 99.5% of cases
- With more subtle memory management for the hash table, and careful implementation, expect average lookup in about 30 ns, with less than 0.0001% chance of not completing within 240 ns



Example: finite state machines

- Use of software decelerators to implement a general class of sequentialized functions that are ubiquitous and recognizable in digital designs
- Processor has to determine next state and state outputs to meet schedule determined by logicbased system including the state machine
- As long as overall schedule is met, decelerator might support multiple state machines



Processor implications

- Maximizing clock rates may not be crucial
- Internal brute-force concurrency might also be eliminated, giving simpler instruction execution
- Closer integration of i/o channels with internal datapath can reflect interface-centricity of system
- No need for *continuous* fetch-execute cycles
- Support for polling instead of interrupt handling
- In short: more like a programmable function unit
- Soft processors offer scope for specialized tailoring

Multiple processor implications

- With conventional processor-centric view:
 - the multiple centers of control lead towards all the complications of parallel supercomputers
 - multi-processor programming models needed
- However, with logic-centric view:
 - processors do not interfere with each other directly, so no extra synchronization or programming issues
 - essentially just replicated function units, which is already well-understood for programmable logic




System architecture implications

- Interface-centric view removes processor behavior and needs as a main architectural driver
- In particular:
 - shared buses are less likely to feature, since serialized processor behavior is dominated by potentially highlyconcurrent behavior
 - control is decentralized with no inherent hot spots
 - programmable logic can be sized, organized and located to match best the interfaces, not the processor(s)


System design options

- Option 1: follow conventional hardware design process - problem is how to identify good functions to be executed by a processor instead of logic
- Option 2: follow conventional hardware/software co-design process - problem is that processors / software are given too high status in the system
- Option 3: devise a revised design process, aimed at the unique *overall* capabilities of new platform FPGAs - this is currently an active research area





Self-reconfiguring integrated switch



- 928x928 switch
- Fully integrated solution using ICAI
- One PowerPC dedicated to reconfiguration control via ICAP
- >155Mbps/channel
- 144Gbps througput




Potential Applications

- Ethernet configuration
- Relocate, swap, cut and paste hardware modules
- "Intelligent" relocatable modules
- Memory mapped access to reconfigurable elements
- Testing (design, built in self test, etc)





"ProWare"



XILINX


FSL & Bus: Complementary

- FSL provides:
 - Unidirectional point to point communication
 - Unshared non-arbitrated communication mechanism
 - Best for pipelining / data plane processing
- Bus provides:
 - Shared resource usage
 - Memory
 - Slow peripherals
 - Addressed-mapped devices

- Use of both/either provides:
 - Support for any imaginable data flow requirements
 - Match interconnect architecture to data flow requirements of user program
 - Supports any arbitrary connection topology
 - Star topology
 - Pipelined unidirectional flow network
 - Bi-directional flow
 - Ring topology etc.




ProWare Use Case: Single Processor



- Use software functions from ProWare Library
- Profile/simulate to find hot spots in code

ProWare Use Case: Co-Design Only



- Calls to idct1d and matrix_transpose become calls to driver code that writes parameters to HW and reads results from HW
- Tags are macros: compile with no side effects on any ANSI C compiler

ProWare Use Case: Change Connectivity

FPGA

FSL3

Matrix

Transpose

XILIN


LMB

MicroBlaze

Processor

FSL2


FSL1



- Calls to idct1d and matrix_transpose become calls to driver code that writes parameters to HW and reads results from HW
- Tags are macros: compile with no side effects on any ANSI C compiler

ProWare Use Case:

Co-Design + Multiprocessing





Platform FPGAs circa 2005



- 50 Million System Gates
- 1.6 Billion Transistors on 1 Chip!!
- Hard & Soft IP Blocks
- IGHz Embedded Processor
- Mixed Signal IP
- 40Gbps I/O Capability

Conclusions

- FPGA is a programmable system platform
- Focus on overall system cost reduction
- New use models for HW and SW : the Interface Centric model
- Software deceleration versus Hardware acceleration
- Runtime reconfigurable architecture through Internal Configuration Access Port (ICAP)
- Challenge is Design Environment

