




MPSOC ' 2003
July 7th, 2003

Philippe MAGARSHACK
Central R&D Group Vice-President
Design Automation and Libraries Program Director


Agenda

- ▢ SoC trends and links with process/design
- ▢ RTL-to-Layout and cell Libraries trends
- ▢ System-level, IP reuse and HW-SW codesign
- ▢ Off-roadmap activities
- ▢ Conclusions


ITRS Roadmap – Gate length




CMOS roadmap




90nm full SiOC/Cu interconnect



0.5um vs 65nm Design Rules




Contact



SoC at the heart of conflicting trends


Time-to-market:
Process roadmap
acceleration
Consumerization
of electronic devices



Complex systems:
uCs, DSPs HW/SW
SW protocol stacks
RTOS's
Digital/Analog IPs
On-Chip busses
Process options
explosion (analog,
RF, imagers, ...)

Deep sub micron effects:
crosstalk
electro migration
wire delays, on-chip-variation
mask costs (OPC, PSM)
copper wires

SoC Economic Trends: Mask NRE




- For \$5 ASP with 25% profit margin:
Need to sell over 1.6M parts to break even

Ideas to Minimize Mask costs

- ▣ **Share mask costs for prototyping**
 - Shuttles
 - Several layers on same reticle
- ▣ **Share mask costs for production ?**
 - With other ASICs (in same chip-set, similar volumes ...)
 - For same ASIC, put several non critical masks on same reticle
- ▣ **For an ASIC family / emerging standards**
 - Put variable HW IP in eSoG, eFPGA
- ▣ **Mask-less programming**

SoC Design + Rising Complexity = New Challenges




IBS Nov 2002

* Architecture effort overtakes physical design at 90nm

* Software costs overtake total hardware costs at 130nm

PROBABILITY OF DESIGNS OPERATING AS EXPECTED

EXPECTED



IBS Nov 2002

Key Trends: ASICs down, Multi-processors & FPGAs up


- ▣ ASIC/ASSP ratio: 80/20 in 2000, 50/50 in 2003
- ▣ Telecom company trends
 - In-house ASIC design way down
 - Replace by commercial off-the-shelf, programmable ASSP
 - High-end NPU's used in non-NPU applications
- ▣ Number of embedded processors in SoC rising:
 - ST: recordable DVD 5
 - Hughes: set-top box 7
 - ST: HDTV platform 8
 - Latest mobile handsets 10
 - NEC: Image processor 128
 - In-house NPU >150

Key Trends: Embedded S/W content in SoC is way up


- ▣ eS/W: Current application complexity
 - Set-top box: >1 million lines of code
 - Digital audio processing: >1 million lines of code
 - Recordable DVD: Over 100 person-years effort
 - Hard-disk drive: eS/W represents 100 person-years effort
- ▣ In multimedia systems
 - S/W cost (licenses, royalties) 6X larger than H/W chip cost
 - eS/W uses 50% to 80% of design resources
- ➔ eS/W has become an essential part of SoC products
- ➔ Software reuse essential now
- ➔ Software architecture becoming important
- ➔ Memory now dominating die area

S/W and H/W Complexity Factors


Gates/chip: 2x / 18 months
eSW/chip: 2x / 10 months
eSW productivity: 2x / 5 years



Extending Core CMOS for SOC




Consequence: The Design Productivity Gap




Agenda

- ▢ SoC trends and links with process/design
- ▢ **RTL-to-Layout and cell Libraries trends**
- ▢ System-level, IP reuse and HW-SW codesign
- ▢ Off-roadmap activities
- ▢ Conclusions


Staying on the Productivity Curve




Deep Submicrons Effects modeled in 0.13um




Voltage Drop
& EMG



Copper Routing





Cross Talk
effects







Substrate Noise

New Timing Effects (90nm)

Voltage on-chip-variations Temperature Map



Transistor Density




5% voltage change →
15% change in slew

30° C change →
7% change in delay & slew

50% density change →
15% change in slew

Reliability effects in 0.13um


— NFET hot carrier — PFET hot carrier



Ring oscillator change in delay vs. number of cycles @30°C.

At room temperature, NFET wear-out delays dominate due to hot carriers. NBTI in the PFET plays a smaller role.


— PFET negative bias temperature instability (NBTI)



Ring oscillator change in delay vs. number of cycles @125°C.

Stressed to 125°, wear-out delays from NBTI plus hot carriers in the PFET equal delays in the NFET.


Power Density in Microprocessors





Static versus Dynamic Power

- ▣ **Dynamic Power per Chip is rather stable due to system limitation: mechanical / battery**
- ▣ **Dynamic Power is under control:**
 - **VDD is decreasing (slowly)**
 - **Power management is in practice (clock gating, power shut down, ...)**
- ▣ **Static Power is not under control: natural leakage of transistor multiplied by 10 every 2 years:**
 - **Power shut down is the best way to cut leakage**
 - **Very low voltage retention or zero leakage Non Volatile memories are potential solutions**
- ▣ **Static Power is becoming as big as Dynamic Power at high temperature (wasted power, no solution)**

SoC Frequency & Leakage evolution from 250nm to 90nm



Low-Power techniques for wireless



- Two supply zones: Vdd and VddSleep.
- Specific rules at RTL for boundary between Vdd and VddSleep areas
- Gnd is common for all cells.
- Pads are always powered.
- 3 power pads with embedded switches

Design For Test

- Memory generators: eSRAM, eDRAM, eROM, eNVM


- Include BIST generation
- Redundancy mandatory above 1Mbit

- Logic

- Scan / ATPG today
- Commercial tools to reduce test times by 10X
- Implementing IEEE P1500 for core-based test

- Design-for-Manufacturing


- Yield-improving design guidelines under definition



Beyond DFT: Yield management


Telecom application example

- ❑ Low yield seen on a complex chip integrating:
 - Large number of memory cuts: >50% of chip area
 - Small size cuts
 - Multiple memory types




BLOCK	AREA (mm ²)	AREA (%)	# Memory cuts
Analog	2.6	1.5%	-
Std Cells	65.2	38.1%	-
Dual ports 1,75Mb	21.5	12.5%	101
Multiports 2.25Mb	65.5	38.2%	64
Other	16.5	9.7%	-
Total chip	171.3 mm ²		

Yield improvement: DFM result



Design For Manufacturability Gains




2 Yield gain for mature process (3 to 5%)

3 Robustness increase (versus design marginalities)

4 Reliability improvement

1 Acceleration for ramp-up process (~months)


Potential for via redundancy




among 1.2 million vias, 1 million are redundable
without area consumption

Design For Manufacturability


Misalignment impact





Matching robustness




Wire spreading




Critical area computation



Tiling – densities for CMP



The Design Productivity Gap





		0.25 μm	0.18 μm	0.12 μm
Number of elements	Standard cells	600	950	1450
	IOs	500	1100	1500
	Transistor variants	1	2	6

Variety and performance

- eSRAM: low-power, low-leakage, high-speed, new architecture
- Embedded DRAM & Flash
- High speed IOs: USB2, LVDS, UDMA, PCI, Gbit link,
- Analog cells: ADCs, DACs of various # bits, power,

RTL-to-Layout Low Power

Cell Libraries




SoC's with CMOS-Imager process


for mobile phone applications:

✓ **ZS450**: CIF format (~100000 pixels)

✓ **ZS550**: VGA format (~300000 pixels)



Area
24.0 mm²




Area
39.6 mm²

for webcam applications:

✓ **ZS422**: QVGA format (~75000 pixels)

=> audio/video/video processing (SOC)




Area
24.1 mm²

Production 0.18um SoC's with eDRAM

Low-End Printer

(20mm²)




4 Mbits eDRAM

Includes ARM micro

High-End Printer

(34 mm²)




6 Mbits eDRAM

Includes ARM micro

Camera for cell phone


(15 mm²)



3 Mbits eDRAM

Disk Controller

(26 mm²)




4 Mbits eDRAM

Includes ST10 micro

DVD recorder


(34 mm²)




Includes Super10 micro

Library Yield System (LYS)

From 1st Design to High Volume Product Manufacturing



The Design Productivity Gap



Analog Designers shortage !!!

- ⇒ Commodity analog IP, Process Porting
- Mixed RF/Analog & Digital co-design
 - ⇒ Missing full SoC co-verification methodology/tools incl Back-annotation
 - ⇒ SoC Substrate-noise analysis


Analog Cell Design Productivity Improvements

OP AMP.
PLL
ADC
DAC

“Commodity” IP Generation
*Low Freq.
Medium perf.*

- Trans. Sizing Synthesis
- Fully automatic Layout

BARCELONA DES



LNA
OP AMP.
PLL
ADC
DAC
SYNTH.

« Star » IP Design Assistance
High performance

- Sizing Flow
- Robustized Design
- Cell Characterization
- Behavioral model annotation
- Constraint-driven Layout




Support for IP Process Migration

- Auto Re-Sizing
- Auto Re-Layout



Cell Development « Future Flow »




0.13um CMOS Dual-mode $\Sigma\Delta$ Modulator

Presented at ISSCC'2003

Features


Application:	GPRS / W-CDMA
Resolution (ENOB):	13 bits / 10 bits
SNDR:	81dB / 64 dB
Bandwidth (BW) :	100kHz / 1.92 MHz
Sampling Frequency (Fs) :	39 MHz / 38.4 MHz
Consumption (1.2V) :	2.1mW / 2.9 mW
Core surface :	0.2mm ²
Architecture :	2 nd -order / MASH2-1
Process:	CMOS 0.13 μ m




Agenda

- ▢ SoC trends and links with process/design
- ▢ RTL-to-Layout and cell Libraries trends
- ▢ **System-level, IP reuse and HW-SW codesign**
- ▢ Off-roadmap activities
- ▢ Support/partnerships with ST product divisions

Closing the Design Productivity Gap




Percent of Total Flaws Fixed in IC/ASIC Designs Having Two or More Silicon Spins




Concurrent Hardware/Software Design

Standard Flow



Methodology Extensions



Time

Operating-System is booting on simulated Cellphone (RTL)

Software Real RTOS (Symbian)


```

ESHELL 0.01(200) CFG-UREL
Copyright (c) 1998 Symbian Ltd

C:\>ip
Not found
C:\>dir
Directory of C:\
 0 Files
 0 Directories


C:\>help
ATTRIB Displays or changes file attributes
CD Change the current directory for a drive
CHKDEPS Check the dependencies of an executable or a DLL (ARM only)
CHKDIR Check if a file exists
COPY Copy one (or more) files
CSTATUS Shows CPU status
DEFPATH Set or return the default path
DEL Delete one file
DIR Show directory contents
FORMAT Format a disk
GOTO Create a file
HEXDUMP Display the contents of a file in hexadecimal
MD Make a new directory
MOVE Move files
PS Display information about processes
RENAME Rename a file
RD Delete one directory
START Run a program in a separate window
TIME Display the system time
TURN on debug info
TYPE Graphically display the directory structure
TYPE Display the contents of a text file
VALID Check whether a filename is valid. Return any invalid character
XKREPRO Execute Z:\SYSTEM\PROGRAMS\XKREPRO.EXE
LOCK Lock a password-enabled media
UNLOCK Unlock a locked password-enabled media
CLEAR Clear password from password-enabled media
SETSIZE Set size of a file
DEBUGPORT Set or get debug port
C:\>
    
```

Processor ISS simu



Peripherals RTL simulation

**HW-SW Co-simulation
Cycle-Accurate
200 instr / sec**



TLM models - Fast SoC simulations




Real embedded Software
Application & Functional Verification




ST40

**Processor
ISS simu**



**Peripherals
TLM simu**




**Standardization
being proposed to
SystemC OSCI by
ST, Cadence, ARM**

***HW-SW Co-simulation
Transaction-Accurate
200 K+ instr / sec***







Platform-based design flow




HW Emulation for MMC


- Real M58LW128 FLASH chip in-circuit



RTL Design




- 1w setup-time
- ~0.5MHz



- SW host running @100KHz
- Connection of HW host ongoing



First Prototype Platform: Aptix



HW/SW fast prototype platform


Faithful representation of the final design

Available much sooner than the final silicon

Guaranties the real-time behavior

Validation of the fundamentals of the SoC HW/SW architecture

FPGA-based Prototyping Environment




STEP1 BaseBand Board

RF GSM/GPRS Board

JTAG Connection to SW Debuggers



The Design Productivity Gap




System Level
Specification

HW-SW
Co-verification


IP Reuse

IP Reuse:


- ST Blue Book is now widely accepted by ST design groups
- Need to establish a universal IP quality standard and apply it!
-> In ST, IPScreen 2.0/3.0
- Plug & Play concept requires that all IP blocks adhere to same On-Chip-Bus protocol. (interface)
- -> STBUS, AMBA, other ?



Network-On-Chip (NOC) Overview




BUS-like
Low latency
Blocking (large contention)
Not easy to scale, need hierarchy




Tree-like
Medium latency
Blocking (blind routing)
Medium scalability

Ring-like
Large latency
Can be non-blocking
Scalable




Crossbar-like
Low latency
Non-blocking
Costly, poor scalability





IP Reuse Program



Organization

- company program
- corporate driven
- domain-specific Work Groups
- intranet information site

“Design Methodology & IP Reuse”, CEO sponsored
 CR&D + cross-divisional Committee
 RTL2Layout, AMS, SLD, DFT, Functional Verif., Power, ...
[CAD On Line portal](#) > [K9 IP Reuse Pages](#)

Reuse standards

- adherence to industry approach
- deliverables / views
- IP packaging
- HDL coding style
- On Chip Bus




VSIA; RMM; Quality
[BlueBook](#) + [Unicad Extension](#)
[bbview](#) (mapping from BB logic views to IP physical files)
[Design Conventions](#) + HAL associated checking tool
 VCI-close [STBus](#); AMBA



Methodology

- Development flow
- OCB support
- System Level
- Verification

Synopsys based [Quartet](#)
[STBus](#), AMBA Platform kits
 SL model deliverables (TLM, BCA...)
 dynamic, formal, H/W-S/W, integration




Infrastructure

- Design Data Manag^t., Bug tracking
- IP Quality (IP=Product)
- IP Procurement

Products from Synchronicity, Rational
[IPScreen](#) Certification; [LibYield](#) Maturity tracking
[IP On Line](#) catalog; Procurement, Exchange procedures

IP categories



IP certification USB2.0 example

Summary

Low functional tests

High functional

High-Speed signal

PASS
PASS
PASS
PASS


Packet Parameter

PASS
PASS
PASS




Setup/Resur

PASS
PASS
PASS

uspend/Resur




ST USB2 PHY



If you pass OK, you have the l

Corporate IP Catalog Project



Welcome to the **ST** IP Catalog

User: **Antoine HANCOCKOWSKI**

Location: **Créteil**

Groups/Roles: **Cossamer (guest)**, **Administrateur (SYNOPSYS, TPA_CENTRAL)**, **Librarian (SYNOPSYS)**

Message of the Day

STMicroelectronics presents its new On line IP Catalog available since MAY 2003 powered by Synchronicity IP Gear Publisher Suite Enterprise Edition


ST IP News	3rd Party News	Latest Additions	User Reports
Latest 3rd Party News			
ID	Date Generated	News Headline	News Provider
13	2003-04-22	Canon Research and Dev. Join ARM PrimeSoc Community Program	D&R Headline News
14	2003-04-22	ARM and IntelSoft Announce First Cost VOP, Show an Single DSP-enhanced ARM	D&R Headline News
15	2003-04-21	Seneca Grants Toshiba Corporate-Wide License to Use Seneca Smart Interconnec...	D&R Headline News
16	2003-04-21	Virage Logic Announces Availability of First Technology-Optimized IP Platform	D&R Headline News
7	2003-04-15	Parhuc/Ceva announces software upgrade to PLL/Spart online and the addition...	D&R Headline News
8	2003-04-15	The Configurable VLIW Processor As The Base For A Cost Effective SoC Platform	D&R Headline News
9	2003-04-14	Del Semiconductor Announces Industry's First Dual-Core Standard Product Rapi...	D&R Headline News
10	2003-04-14	Synopsys Acquires Verification IP Assets of Qualis Companies	D&R Headline News
11	2003-04-14	Wireless Meter Reading Enabled by Altera Cyclone FPGAs and Nios Processor	D&R Headline News
12	2003-04-14	Mentor Graphics Adds Hi-Speed USB On-The-Go Intellectual Property to Investm...	D&R Headline News

Search by ID

Type:

Multi-Site Collaborative Design (Synchronicity-based)

Multiple Designers
Multiple Locations
One Chip



Agenda

- ▢ SoC trends and links with process/design
- ▢ RTL-to-Layout and cell Libraries trends
- ▢ System-level, IP reuse and HW-SW codesign
- ▢ **Off-roadmap activities**
- ▢ Conclusions

SOC flexibility and Configurable Logic

▣ SOC emerging problems

- rising cost of masks
- shorter market windows
- need to quickly adapt to new customer requirements

→ need of


- level of programmability
- flexibility on-chip

▣ Set of solutions to be provided to our designers

- Laser-fuses
- Electrically programmable fuses or anti-fuses
- Embedded OTP
- Embedded ROM
- Embedded SRAM with external ROM/Flash
- Natural, low-density, embedded Flash in standard CMOS, up to Kbits
- Embedded FPGAs
- Embedded mask-programmable sea-of-gates.

Reconfigurable IC with eASIC



0.13um HCMOS9 technology
Includes 12 eASICores (300k raw gates)
Single-mask configuration



Customization: 110k gates + 28kb DP-RAM

- Area penalty:
- Speed penalty:

eFPGA Reconfigurable SoC's



8um Working Silicon

Speed: 180 MHz

Average Power @ 50MHz: 140mW

in use in 0.13um



0.18um Working Silicon


Speed: 110 MHz

Average Power @50MHz: 160mW

Paper at ISSCC 2003




Triple Stacking for SiP



Triple stacked die


Multichip chip wire bonding




Integrated IC/MEMS Example




Printer Cartridges




U831A Chip Layout



① Nucleation




② Bubble Growth




③ Drop Ejection and Refill



DNA Chip




Rotational Accelerometer



Series RF Switch




Micromotor




Rapidly rising number of embedded prog'ble cores on-chip

10 Gb/s
IPv4
packet
forwarding




processors $N =$
 # clock = 500 MHz
 # pipe stages = 4
 # threads $T_m = 3$
 # D\$ sets = 256
 D\$ size = 4 KB
 Latency $L_{i,j} = 320$

Automatic mapping
on MProc architecture



IPv4 Simulation Results




Normalized results for 1 ARM

- 250 Mbits output: 8 threads absorbs 80ns NoC latency
- 16 threads absorbs 240ns NoC latency

Agenda

- ▢ SoC trends and links with process/design
- ▢ RTL-to-Layout and cell Libraries trends
- ▢ System-level, IP reuse and HW-SW codesign
- ▢ Off-roadmap activities
- ▢ **Conclusions**

Closing the productivity gap



0.13um Nomadik SoC Methodology contributions

System-level design flow:


- HW-SW co-sim on Mentor/Seamless
 - Allowing Symbian OS boot on RTL model
- Aptix FPGA-based prototyping
 - For SW development
- Image resizing algorithm synthesis

Test Methodology















- Design-For-Test latest techniques
 - BIST for e-SRAM
 - BIST for Logic

Low-power Low-leakage methods

- Block Power Shutdown methodology
- Multi-power, multi-voltage regions
- Leakage minimization thru back-bias
- 450MHz Arm926-EJS



0.13 μm products taped-out at ST



& more...
+ over 30
in design