# SoC Architectures for Hardware Designers

3rd International Seminar on Application-Specific Multi-Processor SoC 7 - 11 July 2003, Hotel Alpina, Chamonix, France



Trevor Mudge Bredt Professor of Engineering The University of Michigan, Ann Arbor http://www.eecs.umich.edu/~tnm

### **Outline of Tutorial**

- Technology opportunities and limits
- What is a System-on-a-Chip SoC

Silicon is the Engine: Andy Grove's Address at Dec. 2002 IEEE International Electron Devices Meeting



### Where is technology heading?





# Flavors of Integrated Circuits Digital – signals are quantized to 2 levels permits "infinite" precision microprocessors etc. DRAM – dynamic random access memory variant of above specialized for high density Analog – value of voltage models quantity exactly low precision only use when digital is not feasible radio receivers and transmitters Difficult to mix any two in one die



### Limits: Moore's Law

### Moore's Law

- the number of transistors on a given chip can be doubled every two years
- principle of progress in electronics and computing since Moore first formulated the famous dictum in 1965
- $\,-\,$  for the same amount of time, people have predicted it would hit a wall.
- Future Generations of Si Technology
  - double density = reduce line width by 0.7x
  - 130nm → 90nm → 60nm → 45nm → 30nm
  - 2 or 3 years between generations
  - ~10 ± 2 Years
  - after 2015 paradigm shift to a non-Si technology
  - be careful about betting on that
- Moore's law no limits for next 10 years

### Limits: Power

• It's not just transistor density that has grown exponentially ....

### Power: The Current Battleground





### Low power has other implications ...

- Low power has been the technology that defines mainstream computing technology
  - Vacuum tubes  $\rightarrow$  silicon
  - $\; \mathsf{TTL} \to \mathsf{CMOS}$
  - microprocessors
- 1950's "supercomputers" created the technology
- 1980's supercomputer are the beneficiaries of microprocessor technology

# What hasn't followed Moore's Law

 Batteries have only improved their power capacity by about 5% every two years





### Limits: Mask Cost

- Closer to leading edge → higher cost masks
- Volume is necessary
  - often means more programmable to achieve volume
- If application specific ness limits volume
   older process

### Limits: Complexity

- Problems include
  - design time and effort
  - validation and test
- Hardware
  - SoC of previously defined parts
- Software
  - bigger challenge
  - 10x hardware costs
  - why run-time reconfigurable hardware may not be a good idea



- Return on investment of fabs
  - Mid 60's < \$1M
  - Mid 70's \$3M
  - Early 90's \$1B
  - '02 \$3B
  - 2010 \$??B
- Different business models
  - separate design and fab

### **Fabless IP Providers**

- Business model is based upon the development and sale and/or licensing of pre-defined, fullycharacterized, semiconductor functional cores
- In 2002, increased by 8.4% from 2001's \$698.4 million
- Forecast to reach \$1,503.3 million by end 2007

### Independent IP Provider Worldwide Revenues



### What is An SOC?

- Its that part of a platform that can be cost-effectively integrated onto one chip
- Why not the whole thing?
- Because: Analog and DRAM

### What is A Platform?

- A programmable collection of digital components targeted to a class of applications
- Platforms are usually complete enough to load and boot an OS

### How Does a Platform Get Defined?

- Someone has an idea, sells it to a large tier-one OEM
- If the OEM thinks it's a good idea they ask their platform providers (i.e., ST and TI) to include that functionality in their platforms
- That someone with an idea of course could be: ARM with Jazelle, Nokia (i.e. an OEM), or ST with a coprocessor idea
- Typically the tier-one OEM limits ST or TI from selling the platform to anyone else in the same form
- The resulting ASSP (application specific standard part) that gets defined is slightly modified
- Another view:
  - tier-one OEMs get all the bits they really want in a platform
  - tier-two OEMs are usually satisfied with something that almost does that job and is cheap

### Four Examples

- Texas Instruments OMAP 1510
- STM Nomadik
- Intel PXA800F
- PDA/Communicator University of Michigan
- Common features











### Commonality: Heterogeneous Multiprocessors

- Control processor
- "Data plane" processor
- Analogous to the control and data of a program – not a pure separation either
- Data plane → digital signal processor
- Other components are usually small but essential ingredients if OS is to be booted or to interface to the external world

# Major Components

- Interconnect
  - current architectural paradigm uses buses
     AMBA
- Control processors
  - standard general purpose processors
  - 1-2 generations behind state-of-the-art architecture
- Data plane processors
  - standard DSPs

### Why Standard Part Processors

- Software (10x hardware)
- Tool chain more software

### Interconnect: Buses

- What is a bus?
- A definition of a set of signals for broadcasting signals
- Strengths
  - inexpensive support for many-to-many connections provided they don't overlap in time
  - multidrop
- Weakness
  - bandwidth limitation
  - high drive needs
- Future alternatives
  - point-to-point communication
  - essential for streaming data
- Network on a chip
  - leverage existing communications technology
  - need to simplify

### **Open Standard Bus: AMBA**

- Advanced Microprocessor Bus Architecture
- On-chip bus proposed by ARM
- Very simple protocol
- High bandwidth bus
  - AHB Advanced High-performance Bus
  - AXI protocol
- Low bandwidth bus
  - APB Advanced Peripheral Bus
- · Next generation high performance bus



### AMBA AHB Features

- Burst transfers
- Split Transactions
- Single cycle bus master handover
- Single clock edge operation
- Non-tristate implementation
- Wide data bus configurations supported
   64/128 bits

### AMBA APB Features

- Low power
- Latched address and control
- Simple interface
- Suitable for many peripherals
- No wait state allowed
- No burst transfers
- No arbitration (bridge the only master)
- No pipelined transfer
- No response signal

### AMBA AXI Features

- Separate Address / Control and data phases
- Supports Unaligned data transfers
- Burst-based Transactions
- Separate read / write channels for DMA
- Ability to issue Multiple outstanding Addresses
- Out-of-order Transaction Completion
- Easy Addition of Register Stages

### Processors

- Control-type
  - parallelism
  - ARM processors
  - Initially thought of as a low power solution
- Data plane
  - Texas Instruments TMS32C6200
  - Early DSP vendor libraries & solutions

### Architectural Approaches to Parallelism

- Process level parallelism
  - Homogeneous
    - Tessellations of processors
    - MMP
    - SMPs
  - Heterogeneous
    - SOC
    - Control processor and application specific processors

### Architectural Approaches to Parallelism

- Instruction level parallelism
  - Pipelining and multiple instruction issue
- Superscalar processors
  - Hardware detects dependencies
  - Responsible for scheduling instructions
- VLIW processors
  - No hardware overhead
  - Parallelism detected in software

### Pros and Cons

- Superscalar
  - Pros: run-time parallelism detected
  - Cons: complex and consumes area and energy
- VLIW
  - Pros: simple hardware
  - Cons: software is much more complex

# Where do they fit in an SOC

- Control Plane
  - Superscalar just
  - Dominated by run-time conditional branches
- VLIW
  - Digital signal processing
  - Data parallel applications

### ARM Architecture Comparison

Feature	ARM7	ARM9E	ARM11
Architecture	ARMv4	ARMv5TE(J)	ARMv6
Pipeline Length	3	5	8
Java Decode	None	(ARM926EJ)	Yes
V6 SIMD Instructions	No	No	Yes
MIA Instructions	No	No	Yes
Branch Prediction	No	No	Dynamic
Independent	No	No	Yes
Load-Store Unit			
Instruction Issue	Scalar, in-order	Scalar, in-order	Scalar, in-order
Concurrency	None	None	ALU/MAC, LSU
Out of Order completion	No	No	Yes
Target Implementation	Synthesizable	Synthesizable	Synthesizable and Hard Macro
Performance Range	Up to 150Mhz	Up to 250Mhz	350Mhz - >1GHz









Data Hazards (c	cont.)
ANDS <u>R0</u> ,R2,R3 MOVCC <u>R0</u> ,R4	RAW
ADD R2 <u>,R1</u> ,R4,LSL #8 STR <u>R1,</u> [R9],#4	WAR
LDR <u>R7,[</u> R9],#-4 SMULL <u>R7</u> ,R9,R4,R4	WAW

### Data Plane Processors

- History
- Register file feeding multiply accumulate unit(s) – MACs
- MAC is the "basic" unit of an inner product
- inner (dot) product =  $\sum a[i] \times b[i]$
- sum = sum + a[i] × b[i]
- move to VLIW from less high level language friendly architectures

### Texas Instruments TMS320C6200 Main Architectural Features

- VLIW
  - Up to 8, 32-bit instructions per cycle
  - RISC-like ISA
- 2 Cluster Architecture
- Per cluster:
  - 16 General Purpose Registers
  - 4 Fully-Pipelined Functional Units
  - One crosspath to other cluster
- Predicated execution
- Multi-cycle latency instructions





	_			Instructio	п Туре		
		Single Cycle	16 X 16 Single Multiply/ C64x .M Unit Non-Multiply	Store	C64x Multiply Extensions	Load	Branch
Execution phases	E1	Compute result and write to register	Read operands and start computations	Compute address	Reads oper- ands and start com- putations	Compute address	Target- code in PG‡
	E2		Compute result and write to register	Send ad- dress and data to memory		Send ad- dress to memory	
	E3			Access memory		Access memory	
	E4				Write results to register	Send data back to CPU	
	E5					Write data into register	
Delay slots		0	1	01	3	41	5\$

### **Functional Units**

- L-Unit
  - 32/40-bit Arithmetic
  - 32-bit Logical Operations
  - 32/40-bit Compare Operations
  - Leftmost 1 or 0 counting for 32-bit
  - Normalization count for 32 and 40-bit

### D-Unit

- 32-bit Add and Subtract (linear and circular addressing)
- Loads and Stores with 5-bit constant offset
- Loads and Stores with 15-bit constant offset (.D2 unit only)

### **Functional Units**

- S-Unit
  - 32-bit Arithmetic
  - 32-bit Logical Operations
  - 32/40-bit Shifts
  - 32-bit Bit-field Operations
  - Branches
  - Constant Generation
  - Control Register Access (.S2 unit only)
- M-Unit
  - 16x16 Multiply

### Non Software Pipelined Loop

c code:	assembly:			
for (i = 0; i < L WINDOW; i++) {	L1:			
v[i] - mult r (x[i] wind[i]):		LDH	.D2T2	*B10++,B4
move16 ();		LDH	.D1T1	*A13++,A0
}		MVKL	.52	RL0,B3
		MVKH	.S2	RL0,B3
<ul> <li>Cannot software pipeline loop</li> </ul>		NOP		1
Very little parallelism in assembly		В	.S1	_movel6
Doos make use of outo increment load		SMPY	.MlX	B4,A0,A0
Dues make use of auto increment load     instructions		NOP		1
MV/// instructions actus return no		SADD	.Ll	A0,A15,A0
<ul> <li>MVK Instructions setup return, no branch and link, plenty of delay slots to</li> </ul>		SHRU	.S1	A0,16,A0
do this manually		STH	.D1T1	A0,*A14++
Notice the NOR 4 at the end of the	RL0:	; CALL	OCCURS	
<ul> <li>Notice the NOF 4 at the end of the loop, common for non software</li> </ul>		SUB	.Dl	A11,1,A1
ninelined	[ A1]	в	.S1	Ll
No overlap of caller and calles		SUB	.Dl	A11,1,A11
functions		NOP		4
Turictions		; BRANC	CH OCCURS	S







### Compiler Issues 1

•	Compiler doesn't generate    code for function epilogue Doesn't overlap code completely with branch delay slots		LDW LDW LDW LDW LDW LDW LDW	.D2T2 .D2T1 .D2T2 .D2T2 .D2T2 .D2T2 .D2T2 .D2T1	*+SP(508),B3 *+SP(528),A15 *+SP(524),B13 *+SP(520),B12 *+SP(516),B11 *+SP(512),B10 *+SP(496),A12
			LDW	.D2T1	*+SP(492),All
			LDW	.D2T1	*+SP(488),A10
			в	.S2	в3
		11	LDW	.D2T1	*+SP(500),A13
			LDW	.D2T1	*+SP(504),A14
			ADDK	.S2	528,SP
			NOP		3
			; BRANCH	OCCURS	
		.endfu	nc		

### Compiler Issues 2

• • •	Compiler doesn't overlap the load delay slots and the branch delay slots VLIW much more difficult for a compiler Compilers are already very complex and hard to create/debug entities	LDW NOP STW B MVKL MVKH NOP	.D2T1 .D2T1 .S1 .S2 .S2	*+SP(180),A0 4 A0,*+SP(220) _move16 RL312,B3 RL312,B3 3		
•	slots unless software pipelining a loop	; Change it to this				
		LDW	.D2T1	*+SP(180),A0		
		в	.s1	_move16		
		MVKL	.52	RL312,B3		
		MVKH	.52	RL312,B3		
		NOP		1		
		NOP STW	.D2T1	1 A0,*+SP(220)		
		NOP STW NOP	.D2T1	1 A0,*+SP(220) 1		

# Control vs. Data Plane

### • Merge?

- lower cost systems?
- lower power systems?
- Complicates real-time deadlines
- Add a MAC unit to a general purpose processor – ARM's Piccolo
- Low end solution



# Advanced Topics

# JAVA accelerators

•Secure Cores









# Secure Cores

- Off-chip information un-trusted
  - OS, External I/O also un-trusted
  - On chip components only trusted
- Security must be application or thread based
  - Security should be managed per application
  - Inter-application communication should also be secure



- Detection
  - Detect tampered applications
  - Applications found to be tampered not executed
  - SHA, CRC components for detection
- Prevention
  - Use proven Encryption / Decryption methods
  - AES, RSA
- · Low overhead
  - Minimal Increase of Latency



### Trade-Off for Security

- Detection
  - SHA Block expensive to implement
  - No Detection results in system crash
  - Detect partial parts of Application
- Prevention
  - RSA Block expensive to implement
  - Simple crypto cores unreliable
  - AES Reasonable
    - Reused for network transmissions
  - Partial encryption / decryption may also be deployed

# Trade-Off for Security (cont.)

### • Overhead

- Crypto Cores add large overhead
  - Ex) Typical AES units take 10 cycles to complete
- Prefetch / Speculation should be explored
- Private / Public Keys are added for speculation parameters

### Other Issues

- Key management
  - Key revocation
  - Acquiring a Key, Currently assuming TCPA key obtaining method
- Memory Management Unit
  - Sticky business
    - DLLs, malloc issues
    - Adding and deleting secure and unsecure pages