

Challenges ahead in designing embedded analog circuits in nanometer technologies

Georges Gielen

**Katholieke Universiteit Leuven,
Dept. Electrical Engineering, ESAT-MICAS**




Contents

- introduction
- performance limitations in analog design
- design example
- evolution with scaling technology
- scalable analog blocks
- mixed-signal crosstalk analysis
- conclusions



SoC example




analog is bottleneck in mixed-signal design

© Georges Gielen - K.U.Leuven



Process scaling ?




- analog does not become smaller
- analog has problem with lower supply voltages
- embedding creates signal integrity problems

© Georges Gielen - K.U.Leuven



Performance limits to analog circuits



Limit 1 : Noise

$$P = 8kT f DR^2$$

[Vittoz AICSP 1994]

Limit 2 : Mismatch

$$P = 24 C_{ox} A_{VT0}^2 f DR^2$$


[Kinget CICC 1996]

© Georges Gielen - K.U.Leuven



Important basic trade-off


$$\frac{Speed * Accuracy^2}{Power} = techn\ const$$



© Georges Gielen - K.U.Leuven

Systems : noise versus mismatch


- compare noise limit, mismatch limit and practical designs



© Georges Gielen - K.U.Leuven



Design example : current-steering DAC




	Specification	Unit	Value
Static	INL	LSB	
	DNL	LSB	
	Parametric Yield	%	
	Number of bits	-	
Dynamic	Glitch energy	pV.s	
	Settling time	ns	
	Sample frequency	MHz	
Environmental	Output range	V	
	R _{Load}	Ω	
	Digital levels	-	
	Power Supply	V	

© Georges Gielen - K.U.Leuven




CMOS current-steering DAC




© Georges Gielen - K.U.Leuven

Static specifications: systematic errors



extracted profile
[Van der Plas ProRISC 2000]




compensation by Q^2
random-walk switching
scheme

© Georges Gielen - K.U.Leuven

Static specifications : random errors

minimum transistor area is determined by the yield
(INL < 0.5 LSB) through mismatches :



for yield > 99.7 %

$$\frac{s(I)}{I} < 0.1 \%$$


© Georges Gielen - K.U.Leuven



Layout of the 14-bit D/A converter

[Vandenbussche
ISSCC'99]

intrinsic 14-bit INL
150 Msamples/s
0.5 μ m CMOS




© Georges Gielen - K.U.Leuven



ADC evolution : speed

- increase of sampling frequency follows almost Moore's law




© Georges Gielen - K.U.Leuven



ADC evolution : power

- power of ADC mostly directly proportional to speed




© Georges Gielen - K.U.Leuven



Impact of mismatch and Vdd scaling

- maximum input range reduces
- for fixed resolution : offset requirement more important




Scalable analog blocks

● motivation :

- multi-mode operation
 - e.g. mix telecom standards, 4G, MIMO
- dynamic operation :
 - adapt to situation
 - ◆ e.g. battery levels
 - adapt to signals
 - ◆ e.g. blockers, crest factor
- preserve close-to-minimum power with minimum area overhead

© Georges Gielen - K.U.Leuven

Scalable analog blocks



- ~~adapt Vdd~~
- adapt speed
- adapt accuracy
- through reconfiguration


$$\frac{Speed * Accuracy^2}{Power} = techn\ const$$

© Georges Gielen - K.U.Leuven



Supply/substrate noise coupling problem

- noise is coupled through the supply lines and through the common substrate



© Georges Gielen - K.U.Leuven



Sources of substrate noise generation

- **inductive noise (di/dt , 100 mV)**

- bonding wires
- large di/dt on power supplies
- non-ideal power supplies connecting directly to the substrate

- **capacitive coupling (dv/dt , 10 mV)**

- interconnect capacitance to substrate
- junction capacitances


- **impact ionization (I_{drain} , V_{gs} & V_{ds} , 2 mV)**

- high electric field near the drain of saturated MOS devices
- substrate current injection


© Georges Gielen - K.U.Leuven




Substrate noise coupling analysis



chip-level substrate model



SWAN
[Badaroglu
DATE 2001]



[in cooperation with IMEC]

© Georges Gielen - K.U.Leuven

Switching noise impact on ADC

- calculate noise impact on the SNR or ENOB of an embedded ADC

=> equivalent to extra jitter due to subnoise

- calculations 8-bit ADC based on measurements :

- SNR_Q : 49.93 dB
- SNR_Q+J : 27.59 dB

$$Err_{j rms} = (\sqrt{8 \cdot p} \cdot f_{in} \cdot s_T) \cdot S_{rms}$$

$$Err_{q rms} = \frac{S_{rms}}{2^n \cdot \sqrt{6}/2}$$

$$N_{eff} = n - \log_2 \left(\sqrt{1 + \left(\frac{Err_{j rms}}{Err_{q rms}} \right)^2} \right)$$

$$SNR = 20 \cdot \log \left(\frac{S_{rms}}{\sqrt{Err_{j rms}^2 + Err_{q rms}^2}} \right)$$

[T. Wakimoto et al. JSSC 1988]

© Georges Gielen - K.U.Leuven



Conclusions

- SoC's require solution for
 - managing large complexity
 - increasing analog circuit productivity
 - avoid mixed-signal crosstalk
- performance limits for analog circuits
 - mismatch, noise, jitter
 - area does not scale, power may even go up
- need for scalable/reconfigurable analog blocks
- mixed-signal verification and signal integrity
 - parasitic crosstalk, supply/substrate noise, EM couplings...

© Georges Gielen - K.U.Leuven

