Designing Reliable, Power-Efficient Systems
Mary Jane I rwin (www.cse.psu.edu/~mji)
Vijay Narayanan, Mahmut Kandemir, Yuan Xie
CSE Embedded and Mobile Computing Center (emc^2) Penn State University
MPSoC'04 Seminars, Province, France July 2004

emc^2Outline					
	Motivation				
	□ Tradeoffs				
	Designing Reliable, Power-Efficient Interconnect				
	□Soft Error Design Issues				
MPSoC'04 Semin	inars, Province, France July 2	004			

















emc^2Crosstalk Patterns					
 Different transmission patterns have different C_{total} and thus have different delay 					
? : 0 -> 1	C _{total} of line k Patterns (lines k-1, k, k+1)			k+1)	
? : 1 -> 0					
- · no change	0	?	?	?	?
no change		? -?	? - ?	? - ?	? - ?
	C _{ground}	???	???		
	$C_{couple} + C_{ground}$	-??	-??	??-	??-
Sotiriadis &	2*0	-?-	-?-		
Chandrakasan, Reducing bus delay in submicron technology using coding, ASP-DAC'01	Z C _{couple} + C _{ground}	???	???	???	???
	3*C _{couple} + C _{ground}	-??	-??	??-	??-
	$4 * C_{couple} + C_{ground}$???	???		
MPSoC'04 Seminars, Province, France					July 2004





Parameters and Area Overheads						
ORI : Original interconnect		C _{ground} (fF/mm)	C _{couple} (fF/mm	# of) wires	Normali cycle ti	zed me
CPC: Crosstalk Prevention		36.3	115	i.1 32	3	8.28
Coding	CPC	36.3	115	i.1 53	2	2.76
DYN: Variable cycle		36.3	115	i.1 33	1	.00
crosstalk detection	DBS	53.1	60	.4 32	1	.95
DBS: Double spacing	SHD	36.3	115	15.1 63 1		.76
Shib. Shiciding			2mm	5mm	10mm	
		ORI	100	100	100	
Normalized area for		CPC	174	170	168	
each scheme (including bus and codec)		DYN	132	113	106	
		DBS	149	149	149	
		SHD	198	198	198	
		8				I

July 2004

















emc^2	Outline	
	Motivation	
	□ Tradeoffs	
	Designing Reliable, Power-Efficient Interconnect	
	Soft Error Design Issues	
MPSoC'04 Semina	July 2004	



















em <u>c^2</u>	
Than	k You
Much of the research presented supported by the GSRC, a MARCO Focus Center	GSRC Gigascale Systems Research Center
MPSoC'04 Seminars, Province, France	July 2004