Microelectronic System Design Research Group University Kaiserslautern www.eit.uni-kl.de/wehn



## SoC-Network for Interleaving in Wireless Communications

Norbert Wehn wehn@eit.uni-kl.de

MPSoC'04 5-9 July 2004, Saint-Maximin la Sainte Baume, France

































B	Flow Control I	MPSoC'04 N. Wehn
0	Random Approach (GIBB)   ⇒ Random topologies (minimized average distance)   ⇒ Balanced shortest path routing   ⇒ Limitations on scalability due to topology e.g.   - Node degree Δ=3 ⇒ 43 nodes   - Node degree Δ=4 ⇒ 310 nodes	
<u>No f</u>	low control	
Ο	Buffer sizing is critical	
О	All possible interleavers must be known at design time	
~	Use of flow control	
0	Buffer sizing is a network parameter	
Ο	Introduces some latency	
Ο	Deadlock-freedom is essential	
	⇒ Routing algorithms for regular topologies well known	18

## 



Summary	Conflict I	Handling	_	MPSoC'04 N. Wehn
	Conflict Free	Design Time Conflict Resolution	Run Time Conflict Resolution	
Any Standard	No	Yes	Yes	
Influence on Code Design	Yes	No	No	
Pre-processing	No	Yes	No	
Internal Buffering	No	No	Yes	
Additional Latency	No	If Stalls allowed	Negligible	
Additional Memory	No	Yes	No	
				20

B	Scalable D	)ecode	r I	_	_	MPSoC'04 N. Wehn				
Ap <sub>l</sub> O	Application of RIBB communication network to scalable decoder architectures Ο VHDL model, Synopsys Tools, 0.18 μm Standard Cell Library									
<u>3GPP compliant Turbo-Decoder</u> O Log-MAP, blocksize 5114, 6 iterations, SMAP with 3 SMUs										
	Parallel Units	1	4	6	8					
	Area [mm <sup>2</sup> ]	3.9	9.2	13.0	17.3					
	55.2									
	Throughput [Mbit/s]	11.7	39.0	59.6	72.7					
	Efficiency [norm]	1	1.32	1.47	1.24	21				

	Scalable De	ecoder	11		MPSoC'04 N. Wehn
<u>(3,6</u> )	) LDPCode				
0	Code rate=1/2, block	size=10200	) bit, 40 itera	tions	
	Check_nodes Variable_nodes	1 2	2 4	5 10	
	#messages/cycle	6	12	30	
	RAM [mm <sup>2</sup> ]	12.11	14.66	17.84	
	RIBB [mm <sup>2</sup> ]	1.97	3.96	10.2	
	Total area [mm <sup>2</sup> ]	14.31	19.19	29.38	
	Energy / Block [uJ]	819	686	531	
	Throughput [Mbit/s]	5.4	10.6	22.5	
	Efficiency [norm]	1	1.75	3.14	
		1	1	1	22





6	Implementation Comparisons								M	PSoC'04 . Wehn
0	Scalable VHDL implementation versus AS Multiprocessor⇒ Design Effortx 1.6⇒ Architectural Efficiencyx 5-8									
О	FPGA Implementation									
	Device	Paralleli	zation	Throughp	oughput Utilization		Frequency			
	Xilinx Virtex II- 3000	4 MAP units		22 Mbit/s	s	83% Slices 70% LUT, 41% RAM 3.1 million GE		88.2 MHz		
O Comparison for 22Mbit/s throughput										
		AS		Multiproc		FPGA	A AS HW			
	Design Eff	Design Effort		1		x 1.6	x 1.6 (no place & route)			
	Architectu Efficienc	ıral Y	16 p 3	rocessors 7 mm <sup>2</sup>	1	FPGA	2 MAP units 5 mm <sup>2</sup>			
		î								25

