Converge to Silicon Success

DFM: Where Design, Lithography and Process Meet

Dr. Raul Camposano



Cost Relationships

Feature Size	Design Cost		Reticle Costs		Manufacturing Costs		Total	
	\$M	%	\$M	%	\$M	%	\$M	%
0.25 µm	2.12	13%	0.085	0.5%	14.18	86%	16.4	100
0.25µm	4.18	13%	0.195	0.6%	26.75	86%	31.2	100
0.13µm	6.37	13%	0.685	1.2%	48.16	87%	55.3	100
90 nm (300 mm)	10.73	22%	1.496	3.1%	35.96	74%	48.3	100

Yield



Functional Parametric

Random	
Systematic	



© 2005 Synopsys, Inc. (3), May 2005

Source: IBS Report

Manufacturability Becomes Key





DFM: From Printability to Yield

VITO pirineO-contil <

Mask Synthesis paradigm (MS): The printed and processed feature should be as close as possible to the original design

 Aspects of lithography and design are linked to enhance printability

Yield-Centric DFM

 Design for Yield paradigm (DFY): Include design changes, lithography and process variations
 to improve yield 20, 344

 Aspects of processing, lithography and design are linked for yield improvement



Where Can EDA Influence Manufacturability?



- Implementation
- Physical verification
- Mask synthesis
- Mask inspection
- TCAD



Yield Acceleration During Design





Yield Aware Physical Synthesis

- Functional yield recovery during physical synthesis
 - Concurrent optimization for yield along with other timing, area, power and xtalk
- Requires yield characterized cell libraries
 - Yield for a gate varies
 - Driven by ANF* data in library

ANF = Average Number of Faults [faults/billion]

Cell Name	Area	ANF
BUF1	17.35	15.11303
BUF2	17.35	15.11303
BUF4	21.63	36.63756
BUF6	25.43	61.20557
BUF8	34.71	91.73009



Examples in Physical Design

- Redundant via (post processing)
- Via array rule
- Wire spreading







• fatTblMinEnclosed AreaMode





Enabling Faster Yield Ramp





Courtesy IBM

Recommended Rules Improve Yield / Manufacturability





© 2005 Synopsys, Inc. (11), May 2005

Yield Grading: Critical Area Estimation



Sep < 0.2



© 2005 Synopsys, Inc. (12), May 2005

CMP Simulation and Metal Fill

Effective density profile



SYNOPSYS*

© 2005 Synopsys, Inc. (13), May 2005

Accurate Modeling







Timing-Driven Metal Fill Concurrent Yield And Timing Closure





Need for Physical Verification Futures Is My DRC-Clean Design Manufacturable?





RET Closure RET Closure: When a design **DRC Clean** layout matches Target Layout its silicon image Lithography **Mask Synthesis Models Photomask SvL** Pattern \$500K **Mask Production** 4 Weeks Wafer Fab



Mask Synthesis Flow



© 2005 Synopsys, Inc. (18), May 2005



Mask Inspection

 Uses simulation to determine effect of mask defect on silicon image without actual exposure





SYNOPSYS*

TCAD Links Process and Design





Layout & Process Recipe





Compact Model Extraction Parasitics Extraction Support

Consulting and Engineering

Examples

- Statistical
 Parameters
- Stress
- Reliability
- Accurate Device Extraction



Accurate Device Extraction from Image







Source: Internal estimates

RET Growth: Fastest Segment in EDA

© 2001 Synopsys, Inc. (23) CONFIDENTIAL

Source: Industry estimates

SYNOPSYS[®]

VC Funding in DFM Segment

Source: VentureSource Database-aggregate an nual funding totals to date through 12/2004

SYNOPSYS®

> Your Design Partner