

Converge to Silicon Success

DFM: Where Design, Lithography and Process Meet


Dr. Raul Camposano

SYNOPSYS

Cost Relationships


Feature Size	Design Cost		Reticle Costs		Manufacturing Costs		Total	
	\$M	%	\$M	%	\$M	%	\$M	%
0.25 μ m	2.12	13%	0.085	0.5%	14.18	86%	16.4	100
0.25 μ m	4.18	13%	0.195	0.6%	26.75	86%	31.2	100
0.13 μ m	6.37	13%	0.685	1.2%	48.16	87%	55.3	100
90 nm (300 mm)	10.73	22%	1.496	3.1%	35.96	74%	48.3	100

Yield



	Functional	Parametric
Random		
Systematic		

Manufacturability Becomes Key



Implementation

Physical Verification

Mask Synthesis

Mask Inspection

TCAD

Process Litho Design


DFM: From Printability to Yield

- **Litho-Centric DFM**


- Mask Synthesis paradigm (MS): The printed and processed feature should be as close as possible to the original design
- Aspects of lithography and design are linked to enhance printability

- **Yield-Centric DFM**

- Design for Yield paradigm (DFY): Include design changes, lithography and process variations to improve yield
- Aspects of processing, lithography and design are linked for yield improvement




Where Can EDA Influence Manufacturability?



- Implementation
- Physical verification
- Mask synthesis
- Mask inspection
- TCAD

Yield Acceleration During Design



Yield Aware Physical Synthesis


- Functional yield recovery during physical synthesis
 - Concurrent optimization for yield along with other timing, area, power and xtalk
- Requires yield characterized cell libraries
 - Yield for a gate varies
 - Driven by ANF* data in library

*ANF = Average Number of Faults
[faults/billion]*


Cell Name	Area	ANF
BUF1	17.35	15.11303
BUF2	17.35	15.11303
BUF4	21.63	36.63756
BUF6	25.43	61.20557
BUF8	34.71	91.73009

Examples in Physical Design


- Redundant via (post processing)
- Via array rule
- Wire spreading



- *fatTblMinEnclosed
AreaMode*



Enabling Faster Yield Ramp



Recommended Rules Improve Yield / Manufacturability

Layout created with
Cadabra KAZAM


Poor process
latitude



DRC correct - Minimum Spacing Rule



Layout migrated with Cadabra KAZAM
SAME AREA

Improved process
latitude



Recommended Spacing Rule


Yield Grading: Critical Area Estimation



CMP Simulation and Metal Fill

Effective density profile

No-fill



rule-based filling

new method




LP method.

(Optimal solution)


LP:
Peak-Peak = 0.0161
Standard deviation
= 0.0042

New method:
Peak-Peak = 0.0176
Std = 0.0030

Accurate Modeling



Higher resistance
due to dishing



Less resistance but
more coupling cap

Timing-Driven Metal Fill

Concurrent Yield And Timing Closure

Traditional M-fill
Density requirement:
Met
Worst Path: +110ps
After M-fill: -10ps

Timing-Driven M-fill
Density requirement:
Met
Worst Path: +110ps
After M-fill: +100ps


Layer	Material
M1	Met
M2	Met
M3	Met
M4	Met
M5	Met
M6	Met
FO	Met
RA1	Resin prepreg
RA2	Resin prepreg
RA3	Resin prepreg
RA4	Resin prepreg
RA5	Resin prepreg

Need for Physical Verification Futures


Is My DRC-Clean Design Manufacturable?



DRC Clean Layout



Actual Silicon




Geometric rules do not capture all process constraints

PSM-check Verifies PSM compliance


Requires simulation based checks

RET Closure





**RET Closure:
When a design
layout matches
its silicon image**

Mask Synthesis Flow




Mask Inspection

- Uses simulation to determine effect of mask defect on silicon image without actual exposure




TCAD Links Process and Design

Process Litho Design



Layout & Process
Recipe




Compact Model
Extraction
Parasitics Extraction


Support
Consulting and Engineering


- ### Examples
- Statistical Parameters
 - Stress
 - Reliability
 - Accurate Device Extraction

Accurate Device Extraction from Image




Actual image of poly layers






**TCAD market:
~\$50 million**

RET Growth: Fastest Segment in EDA



VC Funding in DFM Segment



Source: VentureSource Database-aggregate annual funding totals to date through 12/2004

Design

SYNOPSYS®



> *Your Design Partner*

SYNOPSYS®