

Dynamic Voltage and Frequency Scaling



Only Worst-Case Operating Points



Device Unreliability



Dopant atom distribution critical to device properties (≤50nm)



Significant **widening** of the statistical parameter spread

How Things Are Actually Evolving



Worst-Case Design Gets Increasingly Expensive



Adaptive Design Space Exploration



Outline

- Self-calibrating link for on-chip networks
- Ingredients of self-calibrating designs
 - Detection Schemes
 - (Correction Schemes)
 - Controller Design
- Conclusions

Self-Calibrating Link



On-Chip Self-Calibrating Interconnects (Worm, Thiran, Ienne, and De Micheli, ISSS 2002 and TVLSI 2005)

Reduced Energy Consumption



Self-Calibration Robustness to Process Variation



Outline

- Self-calibrating link for on-chip networks
- Ingredients of self-calibrating designs
 - Detection Schemes
 - (Correction Schemes)
 - Controller Design
- Conclusions



Outline

- Self-calibrating link for on-chip networks
- Ingredients of self-calibrating designs
 - Detection Schemes
 - (Correction Schemes)
 - Controller Design
- Conclusions





Two Ways to Go for Detection



Classic Error Detecting Codes Are Not Suitable as Such

- Classic error detecting codes (e.g., CRCs) are targeted to the detection of additive errors
- When timing is extremely aggressive, the channel output is twice the same data (no time to transition)
- But, each piece of data output being a codeword, the decoder, when receiving the last piece of data again, considers it correct!





Alternating-Phase Codes

Modelling Timing Errors

A bit error occurs if and only if $\tilde{e}_k = 1$, i.e., if and only if:

• a transition occurs

and,

• the transition fails

Residual Word Error Rate of CRC-8 Alternating-Phase Code

What if Also Additive Noise?

A more realistic situation

CRC-based Alternating-Phase Codes can be better

Conclusion on Coding

- There exist cheaper encoding possibilities than classic self-synchronizing codes
- Additive noise is even better handled by AP codes:
 - For instance, CRC-8 AP codes outperforms LEDR with 1/4th of the redundancy overhead
- Reliability can be controlled as in any coding problem and is actually better than what our model measures

Source: Kaul et al., 2005 © IEEE

 Major drawback: not general! We don't know how to generate codes for a nonidentity function...

Shadow Latches

- Simple but brilliant idea: resample the signal after a safe delay and see if it is the same—if so, the value was correct
- General!

Conclusions on Shadow Latches

- Cheap and general mean of detecting readiness!
- Need to satisfy several constraints
 - Maximum worst-case propagation time should not be above the shadow latch sampling time, or errors will go undetected
 - Minimum best-case propagation time should not arrive to the shadow latch before its sampling time, or correct values will be mistakenly reported as errors

Outline

- Self-calibrating link for on-chip networks
- Ingredients of self-calibrating designs
 - Detection Schemes
 - (Correction Schemes)
 - Controller Design
- Conclusions

Typical Control Problem

- User constraints: reliability and performance
- (Problem) Choose frequency and supply voltage such that:
 - Energy per information bit is minimized
 - Time required to send a word is below some user specified level
 - Residual word error rate is below some user specified level
- Remark: all variables to control have complex nonlinear dependences on problem inputs
 - Error rate depends on frequency and supply
 - Residual errors depend on raw error rate
 - Number of retransmission depends on error rate
 - Energy depends on number of retransmissions

• ...

31

error rates which are **negligible for performance**

Decoupled Voltage and Frequency Control

Separation of Concerns Enables Cheap Controllers

Dependence from the Error Model

Error Model Should Not Be a Concern to the Controller

38

Conclusions

- Self-calibrating designs may become essential to achieve returns on technological investments
- The main challenge is to find reliable detection mechanisms which do not restrict controllers
 - Coding is well behaved but known only for identity function—how can it be generalised?
 - Similar to completion detection in the asynchronous world but here no glitch free constraint—isn't it much easier?
 - Prior work on parity checking for functional units, but are the techniques general and strong enough?!—we must handle error rates ~1!
 - Shadow latches are immediately available for any circuit but restrict controllers and can be challenging—what if our error models are wrong?

References

- Frédéric Worm, Patrick Thiran, Giovanni De Micheli, and Paolo Ienne. Self-calibrating Networks-on-Chip. In Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, May 2005.
- Frédéric Worm, Patrick Thiran, and Paolo Ienne. A unified coding framework for delayinsensitivity. In Proceedings of the 11th International Symposium on Asynchronous Circuits and Systems, New York, March 2005.
- Frédéric Worm, Paolo Ienne, Patrick Thiran, and Giovanni De Micheli. A robust selfcalibrating transmission scheme for on-chip networks. IEEE Transactions on Very Large Scale Integration (VLSI), 13(1), January 2005.
- Frédéric Worm, Paolo Ienne, Patrick Thiran, and Giovanni De Micheli. On-Chip selfcalibrating communication techniques robust to electrical parameter variations. IEEE Design and Test of Computers, 21(6), November-December 2004.
- Frédéric Worm, Paolo Ienne, and Patrick Thiran. Soft self-synchronising codes for selfcalibrating communication. In Proceedings of the International Conference on Computer Aided Design, San Jose, Calif., November 2004.
- Frédéric Worm, Paolo Ienne, Patrick Thiran, and Giovanni De Micheli. An adaptive lowpower transmission scheme for on-chip networks. In Proceedings of the 15th International Symposium on System Synthesis, Kyoto, October 2002.