

# Cross-layer Modeling for Heterogeneous MPSoCs

Jan Madsen


Informatics and Mathematical Modelling  
Technical University of Denmark  
Richard Petersens Plads, Building 321  
DK2800 Lyngby, Denmark

jan@imm.dtu.dk

ARTIST2 (IST-004527)



## Motivation




## ARTS objectives

- System-level modeling framework
  - Bridging,
    - Application
    - RTOS
    - Execution platform
      - Processing elements
      - NoC
- } *Cross-layer optimization*
- Supporting
    - System-level analysis
    - Early design space exploration

## System-level analysis

- Consequences of
  - RTOS** selection
    - scheduling, synchronization and resource allocation policies
  - Processor** selection
    - General purpose, semicustom or dedicated hardware
  - Network** selection
    - topologies and communication protocols.
  - Task mapping** to processors
    - software or hardware
- On
  - Performance
  - Area
  - Memory profile
  - Power
  - ...

## Case study: Simple hand-held multimedia terminal




MPSoC 2005 - Jan Madsen

5



## Case study: Execution platform



PE	GPP0	GPP1	GPP2	FPGA	ASIC
Frequency (MHz)	25	10	6.6	2.5	2.5

OS	RM (Rate Monotonic)	EDF (Early Deadline First)

MPSoC 2005 - Jan Madsen

6



## Case study: Architectures


	PE1	PE2	PE3	PE4	PE5	PE6
<b>Arch1</b>						
IP Type	ASIC	ASIC	ASIC	ASIC	ASIC	GPP0
OS	-	-	-	-	-	RM
Tasks	21	15	15	18	13	32
<b>Arch2</b>						
IP Type	GPP0	FPGA	ASIC	FPGA	FPGA	ASIC
OS	RM	RM	-	RM	RM	-
Tasks	18	15	21	18	18	24
<b>Arch3</b>						
IP Type	ASIC	FPGA	ASIC	GPP0	ASIC	GPP0
OS	-	RM	-	RM	-	RM
Tasks	15	15	15	18	19	32
<b>Arch4</b>						
IP Type	ASIC	FPGA	ASIC	GPP0	ASIC	GPP0
OS	-	EDF	-	EDF	-	EDF
Tasks	15	15	15	18	19	32

MPSoC 2005 - Jan Madsen

7



## Processor Utilization




MPSoC 2005 - Jan Madsen

8



## Bus Contention




MPSoC 2005 - Jan Madsen

9



## Memory Profile of Arch3




MPSoC 2005 - Jan Madsen


10




## Simple memory model



## Memory Profile



# ARTS Framework




- ✦ ARTS Simulation framework based on SystemC
- ✦ ARTS PE module:
  - ✦ Application
  - ✦ OS
  - ✦ IO ports (OCP 2.0 interface)
  - ✦ IO device drivers
- ✦ ARTS Communication module:
  - ✦ Network topology and protocol
  - ✦ Network adapters
  - ✦ IO ports (OCP 2.0 interface)
- ✦ Applications of ARTS:
  - ✦ MPSoC (NoC exploration)
  - ✦ Wireless sensor networks
  - ✦ Automotive systems (TT vs. ET)
  - ✦ Dynamic reconfiguration



# ARTS: Mixed Abstraction Levels






**MPARM**  
Univ. of Bologna  
[Benini et al.]





# Thank you

## Acknowledgements

-  Shankar Mahadevan (PhD student)
-  Kashif Virk (PhD student)
-  Michael Storgaard (MSc. student)
-  Knud Hansen (MSc. student)
-  Mercury Gonzalez (MSc. student)

