

Designing Programmable Platforms: From ASIC to ASIP

MPSoC 2005

Heinrich Meyr

CoWare Inc., San Jose
and
Integrated Signal Processing Systems
(ISS),
Aachen University of Technology,
Germany



Agenda

- **Facts & Conclusions**
- **Heterogeneous MPSoC**
 - » **Energy Efficiency vs. Flexibility**
 - » **How to explore the Design Space?**


Agenda

- **ASIP Design**
- **Economics of SoC Development**
- **Conclusions**



Facts & Conclusion

Core Proposition



„Form follows Function“

Mies van der Rohe

Agenda

- Facts & Conclusions
- **Heterogeneous MPSoC**
 - » Energy Efficiency vs. Flexibility
 - » How to explore the Design Space?

Agenda

- ASIP Design
- Economics of SoC Development
- Conclusions

Trade-off between Flexibility and Energy -Efficiency


Architectural Objectives

Need more MOPS/Watt and MOPS/mm² to minimize the global performance measure for battery driven devices

Energy / decoded Bit = (Joule/Bit)




Computational Efficiency vs. Flexibility



Source: T.Noll, RWTH Aachen

How to Explore the Design Space and design MPSoC's?

Diversity of Network Processors



Source: K.Keutzer, M.Griess, G.Martin, H.Meyr:
 „Designing ASIP: The MESCAL Methodology“, Springer 2005



The five elements of the MESCAL Methodology

1. **Judiciously apply benchmarking**
2. **Inclusively identify the architectural space**
3. **Efficiently describe and evaluate the ASIPs**
4. **Comprehensibly explore the design space**
5. **Successfully deploy the ASIP**

Properties of the Task

- The signal/information processing task can be naturally partitioned
 - » Decoders
 - » Filters
 - » Channel estimator
- The building blocks are loosely coupled
- The signal processing task is (mostly) cyclostationary

MESCAL 1:
Judiciously apply
benchmarking

From Function to Algorithm Classes

- **Butterfly unit**
 - » Viterbi & MAP decoder
 - » MLSE equalizer
- **Eigenvalue decomposition (EVD)**
 - » Delay acquisition (CDMA)
 - » MIMO Tx processing
- **Matrix-Matrix & Matrix-Vector Multiplication**
 - » MIMO processing (Rx & Tx)
 - » LMMSE channel estimation (OFDM & MIMO)
- **CORDIC**
 - » Frequency offset estimation (e.g. AFC)
 - » OFDM post-FFT synchronization (sampling clock, fine frequency)
- **FFT & IFFT (spectral processing)**
 - » OFDM
 - » Speech post processing (noise suppression)
 - » Image processing (not FFT but DCT)


Algorithmic Descriptors

- **Clock rate of processing elements ($1/T_c$)**
- **Sampling rate of the signal ($1/T_s$)**
- **Algorithm characteristic**
 - » **Complexity (MOPS/sample)**
 - » **Computational characteristic**
 - » **Data flow**
 - Data locality
 - Data storage
 - Parallelism
 - » **Control flow**
- **Connectivity of algorithms**
 - » **Spatial**
 - » **Temporal**


Basic Blocks: Algorithm Types

384 kbps UMTS Receiver BB Complexity


384 kbps UMTS receiver, digital BB complexity



200 Mbps UWB Receiver BB Complexity I



Computational complexity of previous and recent video coding standards



System Functional Requirements for Handheld

Massive Parallelism required in the foreseeable future

	2003	2009	2013
Frequency (MHz)	300	600	1500
Giga Operations	0,3	14	2458
Operations per Cycle	1	23	1638


Source: International Technology Roadmap for Semiconductors (ITRS, TX 2003)



Lessons Learned

- Virtual Prototype (Product) of utmost importance
 - » Early customer interaction
 - » Debugging
 - » Verification&Validation
- Product Differentiator
 - » 80% of Area and Power Consumption in the inner receiver (Algorithm and Architecture Design)
 - » 10-15% of Area and Power Consumption in Decoder (Architecture Design)
 - » 5% of Area and Power Consumption in the ARM (But major portion of cost is SW/Protocol implementation)

Design Task: Spatial and Temporal Mapping



MESCAL 4:
Comprehensibly
explore the design
space

Spatial & Temporal
Mapping

HW

μC IP


NoC IP

Multi-Processor System-on-Chip


Mem IP



Design Task: Spatial and Temporal Mapping




Spatial & Temporal Mapping




Enabling MP-SoC Design



System Level Tools I: Application & IP Creation



System Level Tools I: Application & IP Creation




Agenda

- Facts & Conclusions
- Heterogeneous MPSoC
 - » Energy Efficiency vs. Flexibility
 - » How to explore the Design Space?

Agenda

- **ASIP Design**
- Economics of SoC Development
- Conclusions

Processor Design Space



Architecture Description Language based Processor Design

- The purpose of an **architecture description language** (e.g LISA) is:
 - » To allow for an iterative design to efficiently explore architecture alternatives
 - » To jointly design “**MESCAL 3: Efficiently describe the ASIP**” hip communication
 - » To automatically generate (the implementation)
 - » To automatically generate tools
 - » Assembler ,Linker, Compiler, Simulator, co-simulation interfaces
- From a **single** model at various level of temporal and spatial abstraction

LISA 2.0 - Abstraction Levels

architecture

+ IRQ, etc.

very **tailed**

phase
accurate
model

+ Pipelines

cycle
accurate
model

Functional units,
Registers,
Memories

instruction
accurate
model

Pseudo
Resources
(e.g. c-variables)

high
level
model

details

accuracy

time


Pseudo
Instructions

Processor
Instructions

Cycles

Phases






*Describe/Adopt
Processor Model*

*Generate
Tools*


Application



MESCAL 3:
Efficiently describe
and evaluate the
ASIP

Rapid modeling and re-targetable simulation
joint optimization of application and architecture

Generate...



*Function and instruction level
profiling reveals hot-spots
-> special purpose instructions*

MESCAL 5:
Sucessfully deploy
the ASIP



CORXpert™ - Automating MIPS CorExtend™

Application Code

```

for ( ; len > 0 ; len-- ) {
/* Step 1 - get the data value */
if ( bufferstep ) {
    delta = inputbuffer & 0xf;
} else {
    inputbuffer = *inp++;
    delta = (inputbuffer >> 4) & 0xf;
}
bufferstep = !bufferstep;

/* Step 2 - Find new index value (for later) */
index += indexTable[delta];
if ( index < 0 ) index = 0;
if ( index > 88 ) index = 88;


/* Step 3 - Separate sign and magnitude */
sign = delta & 8;
delta = delta & 7;

/* step 4 - compute difference and new predicted value */
/*
** Computes 'vpdiff' = (delta+0.5)*step/4', but see comment
** in adpcm_decoder.
*/
}

sign )
    valpred -= vpdiff;
    valpred += vpdiff;

/* Step 5 - clamp output value */
if ( valpred > 32767 )
    valpred = 32767;
else if ( valpred < -32768 )
    valpred = -32768;
/* Step 6 - Update step value */
step = stepsizeTable[index];
/* step 7 - output value */
*outp++ = valpred;
    
```

my_vpdiff



Software
Tools
& ISS
(SDE,
MULTI)

S/W Configuration

User
Instructions
ISS

CORXpert



Add User Instructions

RTL

Documentation

Synthesis
& Simulation
Flow


Profile Application



Current Work

- Instruction Set Synthesis
- Memory architecture
- Verification

E
X
P
L
O
R
A
T
I
O
N



I
M
P
L
E
M
E
N
T
A
T
I
O
N



Examples

ASDSP FPGA Implementation

Myjung Sunwoo, Ajiou University,


ASDSP Core Design

✓ SEC 0.18um Synthesis

- Gate : 77,000
- Program Memory : 4 Kbyte, Data Memory : 8 Kbyte
- Frequency : 290MHz
- Power consumption : 0.87W (3mW/MHz)

FPGA Implementation

- ✓ iProve Xilinx xc2v6000



Support the Special Instruction Set for FFT Operation and the BMU Instruction
Improve the Performance for OFDM Communication

A low-power ASIP for Infineon DVB-T 2nd generation Single-Chip Receiver:

- ASIP for DVB-T acquisition and tracking algorithms (sampling-clock-synchronization, interpolation / decimation, carrier frequency offset estimation)
- Harvard Architecture
- 60 mostly RISC-like Instructions & Special Instructions for CORDIC-Algorithm
- 8x32-Bit General Purpose Registers, 4x9-Bit Address Registers
- 2048x20-Bit Instruction ROM, 512x32-Bit Data Memory
- I2C Registers and dedicated interfaces for external communication



The Motorola M68HC11 Architecture

Increasing Performance - but How?




Architecture Overview

- **M68HC11 CPU Architecture : Hot spots**
 - » 8-bit micro-controller.
 - » Harvard Architecture
 - » 7 CPU Registers.
 - » 6 different Addressing Modes.
 - » Shared data and program bus. : stalled data access
 - » Instruction width : 8, 16, 24, 32, 40 : multi-cycle fetch
 - » 8-bit opcode : 181 instructions
 - » Clock speed : ~200 MHz
 - » Performance : : non-pipelined
 - » Area : 15K to 30K (DesignWare® Library)




Architecture Development with LISA




Results

- Area
 < 23k gates
- Clock speed
 ~ 200 MHz
- Execution time speed up
 62 % for spanning tree application
- Mapped onto Xilinx FPGA



Architecture Development with LISA



•Studying the architecture	4 days
•Basic architecture modifications	2 days
•Grouping and coding of the instructions	1 day
•Writing the LISA model	
-basic syntax and coding	4 days
-behavior section	6 days
•Validation	4 days
•HDL Generation	2 days
Total	23 days

Agenda

- Facts & Conclusions
- Heterogeneous MPSoC
 - » Energy Efficiency vs. Flexibility
 - » How to explore the Design Space?


Agenda

- ASIP Design
- Economics of SoC Development
- Conclusions



Opportunity: For Whom ?

Food Chain in the Wireless Market



MPSoC Characteristics

- Growth potential :
 - » Functionality increases qualitatively with time
 - Newcomer chases a moving target
- System property:
 - » The whole is more than the sum of the parts
 - Newcomer needs to build up expertise in various fields andneeds to learn how to manage the interaction between them

The Human Element

Building and managing an interdisciplinary engineering team

1. Algorithm Design
2. Computer Architecture
3. System Architecture
4. Design Competence

No psycho babble: It is the most critical element

Agenda

- Facts & Conclusions
- Heterogeneous MPSoC
 - » Energy Efficiency vs. Flexibility
 - » How to explore the Design Space?

Agenda

- ASIP Design
- Economics of SoC Development
- **Conclusions**



Summary

- We need to understand the process of engineering a complex SoC as an “Apollo” project



Thank You

