

# AGENDA

#### SUNDAY AUGUST 13: WELCOME

- 18.00 Registration
- 19.00 Welcome reception

#### MONDAY AUGUST 14: SOFTWARE DAY

8.30 Registration continued

#### **SESSION 1: KEYNOTE**

8.30 Software and the Concurrency Revolution Herb Sutter, Microsoft, USA

#### 9.30 Break

#### **SESSION 2: MINI-KEYNOTES**


- **10.00 Semantics in Model-Based Design** Janos Sztipanovits Vanderbilt University, USA
- 10.12 Modular Communication-Centric MPSoC Architectures
  - Pieter van der Wolf, Philips Research, The Netherlands
- 10.24 Philippe Kajfasz, Thales, France
- 10.36 Rolf Ernst, TU Braunschweig, Germany
- 10.48 Programming models and Software Architecture for MPSoC Ahmed Jerraya, TIMA Laboratory, France
- **11.00 Metaphors for Concurrent Computation** Steven P. Levitan, University of Pittsburgh, USA
- **11.12** Discussion with the lecturers of the session
- 12.00 Lunch

#### SESSION 3: IN-DEPTH PRESENTATIONS

- **13.30** System-level exploration tools for MPSoC designs Peter Flake, Imperas Inc., USA
- **14.00 Bandwidth, Bandwidth, Bandwidth** Paul Franzon, NCSU, USA
- **14.30 Maximizing parallelism in NP** Ran Giladi, EZchip technologies Ltd. & Ben-Gurion University, Israel
- 15.00 Break
- **15.30 SODA: A Low-power Architecture For Software Radio** Scott Mahlke, University of Michigan, USA
- 16.00 Reconfigurable Multiprocessor System-on-Chip for Embedded Applications Thierry Collette, CEA LIST, France
- **16.30 Networks-On-Chip (NoC) for 3D Architectures** Vijaykrishnan Narayanan, Pennsylvania State U., USA

# 17.00 Discussion with the lecturers of the session

17.30 Participants' presentation



## TUESDAY AUGUST 15: HARDWARE DAY

#### **SESSION 4: KEYNOTE**

**8.30** The Reinvention of the Microprocessor for MPSOC *Chris Rowen, Tensilica, USA* 

### 9.30 Break

#### SESSION 5: MINI-KEYNOTES

- **10.00 Bus Architecture Optimization Method Based on System-Level Profiling** *Masaharu Imai, Osaka University, Suita, Japan*
- **10.12** Automatic Instruction-Set Specialisation Paolo Ienne, EPFL, Switzerland
- **10.24** Securing Next-generation Mobile Platforms: The Userto-Device Authentication Issue Srivaths Ravi, NEC Laboratories America, USA
- **10.36 Joining Efforts from Hardware and Software Communities for Embedded Systems Design** *Pierre G. Paulin, STMicroelectronics, Canada*
- **10.48 Optical NoC Evaluation in a System-Level MP-SoC Platform**  *Gabriela Nicolescu , Ecole Polytechnique de Montréal, Canada*
- 11.00 ASIPs as a Cornerstone of Heterogeneous MPSoCs: What, Why, and How? Gert Goossens, Target Compiler Technologies, Belgium
- 11.12 Discussion with the lecturers of the session

#### 12.00 Lunch

#### SESSION 6: IN-DEPTH PRESENTATIONS

- **13.30** DaVinci<sup>TM</sup> technology for digital video applications Deepu Talla, Texas Instruments, USA
- 14.00 Concurrent Exploration of Memory and Communication Architecture for MPSoCs Nikil Dutt, UC Irvine, USA
- 14.30 Dependability of VLSI Systems Hiroto Yasuura, Kyushu University, Japan
- 15.00 Break
- **15.30 Empirical Architecture: Balancing Computation and** Communication Graham Hellestrand, VaST Systems Technology Corporation, USA
- **16.00 The Future of Mobile Computing** Ulrich Ramacher, Infineon Technologies AG, Germany
- **16.30** Multiprocessors in Wireless Multimedia Terminals Mika Kuulusa, Nokia, Finland
- 17.00 Discussion with the lecturers of the session
- 17.30 Speakers meeting
- 18.30 Diner sponsored by

# ARM

# WEDNESDAY AUGUST 16: VIDEO/COMMUNICATION

# SESSION 7: KEYNOTE

- 8.30 Programming modern FPGA platforms Ivo Bolsens, Xilinx, USA
- 9.30 Break

SESSION 8: MINI-KEYNOTES		SESSION 11: MINI-KEYNOTES	
10.00	Hardware/Software Co-Design of an FPGA-based Embedded Tracking System	10.00	<b>Quality of Service for an Uncertain World</b> <i>Kees Goossens, Philips Research, The Netherlands</i>
	Wayne Wolf, Princeton University, USA	10.12	Algorithms and Architecture for Next Generation
10.12	An H.264/AVC Main Profile Video Codec Accelerator in a Multimedia SOC Platform		<b>GPUs</b> Donald S. Fussell, The University of Texas at Austin, USA
	Youn-Long Lin, National Tsing Hua University, Taiwan	10.24	Developing a fully Scalable MPEG-4 AVC/ H.264
10.24	A Configurable Processor for Outer Modem Applications Norbert Wehn, University of Kaiserslautern, Germany		Video Codec using a proven MPSoC architecture and heterogeneous design methodology Ian Walsh, CEO, MnD Semiconductors, France
10 36	Scalable processing through software threading	10.36	NoC is the answer! (What was the question?)
10.50	John Goodacre, ARM, UK		Drew Wingard, Sonics Inc. USA
10.48	Next-Generation Microprocessor Performance Challenges		Hannu Tenhunen, Royal Institute of Technology (KTH), Sweden
	Olivier Franza, IntelMassachusetts, Inc., USA	11.00	QoS: is or is not the main differentation point for NoC?
11.00	<b>Evolving MPSoC solutions</b> Jan Madsen, Technical University of Denmark, Denmark		Marcello Coppola, STMicroelectronics, France
11.24	Discussion with the lecturers of the session		Discussion with the lecturers of the session
12.00	Lunch		Lunch
SESSION 9: IN-DEPTH PRESENTATIONS			ON 12: IN-DEPTH PRESENTATIONS
13.30	The Sandbridge SB3011 Multiprocessor System on a	13.30	Statistical Design Issues and Tradeoffs in On-Chip Interconnects
	Chip for Software Defined Radio Handsets		Wayne Burleson, University of Massachusetts, USA
	John Glossner, Sandbridge Technologies Inc., USA	14.00	Will the NoC swallow the SoC?
14.00	Challenges of MPSOC Communication, Computation		Ran Ginosar, Israel Institute of Technology, Israel
	and Design Flow Jari Nurmi, Tampere University of Technology, Finland	14.30	QoS Profiling Using NoC Adaptive Design Information System
14.30	Standardized APIs Facilitate Software and Hardware Development of Embedded Multicore Designs		Alain Fanet, Arteris, France
	Markus Levy, Embedded Microprocessor Benchmark		Break
	Consortium & The Multicore Association, USA	15.30	FAUST: A NoC-based Platform for Telecom Jean-René Lèquepeys, LETI/CEA, France
15.00	Break	16.00	Multi-core platforms are a reality but where is the
15.30	Benchmarking System Applications on Virtex5 FPGA		software support?
	platforms Kees Vissers, Xilinx Research, USA		Rudy Lauwereins, IMEC, Belgium
16.00	Design challenges for wireless smart cameras	16.30	<b>The Diopsis Multi-Processor Tile of SHAPES</b> <i>Pier Stanislao Paolucci, ATMEL &amp; INFN, Italy</i>
10.00	Marc Heijligers, Philips Research, The Netherlands	17.00	Discussion with the lecturers of the session
16.30	A 90nm Low-Power GSM/EDGE Multimedia-		Discussion with the rectarers of the session
	Enhanced Baseband Processor with 380MHz ARM9	FRIDAY AUGUST 18: UNDERSTANDING THE VALUE CHAIN FOR MPSOC	
	and Mixed-Signal Extensions Steffen Buch, Infineon Technologies AG, Germany		
17.00	Discussion with the lecturers of the session	SESSI	DN 13: KEYNOTE
	Social Event sponsored by	8.30	A New Business Model to Face the Challenges in the
10.00			Ubiquitous Era Masao Nakaya, Renesas, Japan
		9.30	Break
			Dicux DN 14: MINI-KEYNOTES
THURSDAY AUGUST 17: INTERCONNECT/NETWORKING		10.00 Processors in FPGAs - Quo Vadis ?	
SESSION 10: IN-DEPTH PRESENTATIONS		10.00	FPGA representative: Yankin Tanurhan, Actel Corp., USA
8.30	Profiling based architecture optimization for heterogeneous MPSoC	10.20	<b>From Tape-out to the Fab</b> EDA representative: Raul Camposano, Synopsys, USA
	Rainer Leupers, RWTH Aachen University, Germany	10.40	The Critical Role of Algorithmic Engines in Consumer
9.00	<b>The Use Of Virtual Platforms In MP-SoC Design</b> <i>Eshel Haritan, CoWare Inc., USA</i>		SoCs Analyst: Jacques Benkoski, US Venture Partners, USA
9.30	Break	11.00	Discussion with the lecturers of the session
		12.00	Lunch