

Reconfigurable Multiprocessor System-on-Chip for Embedded Applications

Nicolas Ventroux, Frédéric Blanc, Raphaël David and Thierry Collette

CEALIST

thierry.collette@cea.fr

Architectures & Design - MPSoC'06 14-18 August 2006

Outline




More than Moore





- ⇒SCMP-LC architecture
- ⇒ Development environment
- Validation and results
- **○** Conclusion


Architectures & Design - MPSoC'06 14-18 August 2006


2














SCMP-LC features





list


- Multiprocessing architecture
 - → CMP based execution model
 - → Heterogeneous computing resources
 - → Fully determinist control and communication mechanisms
 - → Logically shared distributed memories
 - → Simple coupling mechanisms with standard operating systems
- Online task management
 - → Real time support
 - → Online allocation with task preemption and migration
 - → Online scheduling based on task laxities
 - Activation of idle states and control of DVFS modes based on slack time distribution
 - Operating system hardware acceleration to reduce control overhead


Architectures & Design - MPSoC'06 14-18 August 2006


9
















Architectures & Design - MPSoC'06 14-18 August 2006




















Outline



⇒ More than Moore

- list
- ⇒ SCMP-LC architecture
- Development environment
- Validation and results
- **○** Conclusion

Architectures & Design - MPSoC'06 14-18 August 2006

22

Conclusion





- Proposition of a new multicore architecture for embedded applications:
 - → CMP execution model and TLP
 - → Online task managment
 - → Hardwired Operating System accelerator (OSoC)
 - → Cacheless architecture
- Programming model based on graph description of the applications
- Silicon implementation under progress
- ⇒ High parallism rate (near 90%) for 32 cores on embedded applications.

Architectures & Design - MPSoC'06 14-18 August 2006

24