ASIPs as a Cornerstone of Heterogeneous MPSoCs: What, Why, and How?

Gert Goossens Target Compiler Technologies

gert.goossens@retarget.com www.retarget.com



© 2006 Target Compiler Technologies

MPSoC, Estes Park, August 15, 2006

SoC design trends

Retargetable tool suite for ASIPs

Multi-processor aspects

Business model: IP or EDA?



SoC design trends (1/3)



2003: Warning for looming complexity crisis [DataQuest 03] 2006: How did industry respond?

- Multi-processor systems-on-chip
- Important growth of programmable processor cores

SoC design trends (2/3)

System-on-Chip becomes Sea-of-Cores



≥ **3G baseband & radio ch** Multi-standa<mark>rd, SDR</mark>



 VLIW/SIMD: Philips/EVP, Sandbridge, OnDemand, Atmel/Diopsis...

- Array processor: Morpho, IMEC...
- Processor arrays: PicoChip, Cradle...

Heterogeneous MPSoC: ASIPs

Homogeneous MPSoC:

general-purpose processors

- Configurable IP vendors: Tensilica, ARC, Synfora, SiliconHive...
- EDA vendors: Target, CoWare...



TI C550

ARM9

ow-level

protocol

Voice

codec

"All"

modem

functions

Target focuses on heterogeneous MPSoC, but supports homogeneous as well

© 2006 Target Compiler Technologies

MPSoC, Estes Park, August 15, 2006

SoC design trends (3/3)

Example: HSDPA receiver

		ASIP-SIMD (Target customer)	General-purpose SIMD (EVP)
	Technology	90 nm	90 nm
	Data types	128 bit 8x 16-bit int, 8x (8-bit, 8-bit) complex	256 bit 16x 8 bit int, 16x (8-bit, 8-bit) complex
	Clock	200 MHz	300 MHz
	Gate count	250K	450K
-	Design time	~ 3 months	?



SoC design trends

Retargetable tool suite for ASIPs

Multi-processor aspects

Business model: IP or EDA?



© 2006 Target Compiler Technologies

Retargetable tool-suite for ASIPs (1/5)



Chess/Checkers tool suite supports:

- Architectural exploration and profiling
- HW generation and verification
- SW development : highly optimising C compiler, ISS, debug infrastructure
 - → *single tool suite for all ASIPs* in heterogeneous MPSoC

Retargetable tool suite for ASIPs (2/5)

 multi-core design not disclosed 	DSP -	 DSP for audio coding DSP for audio coding DSP for WLAN protocol code (VLIW) Philips DSP for fl-point num. processing (VLIW) 	 ASIP for VDSL interference cancelation ASIP for VDSL FFT ASIP for ADSL FFT ASIP for ADSL equalisation ASIP for ADSL equalisation ASIP for WLAN channel estimation ASIP for WLAN mapper/demapper ASIP for WCDMA rake receiver ASIP for HSDPA receiver (SIMD) ASIP for MPEG4/H264 video coding (SIMD) ASIP for camera image processing ASIP for GSM and VoIP speech coding ASIP for speech coding in cordless phones ASIP for hearing instrument audio ASIP for wireless comm in hearing instrument 	TMicro TMicro OI hilips totorola itel ennum hilips
	← Control	 Configurable microprocessors OpenRisc 1200 8-bit microcontroller 	S ASIP for hearing instrument control G ASIP for networking inter-process communication M ASIP for 3G inter-process communication FI ASIP for packet parsing in DSLAM B	ennum otorola reescale
	·	← General-purpose	Application-spe	ecific \rightarrow
		Target is an interesting company in that they are reputed to have more dest wins in [the ASIP tools] spat than any of their competite Clive "Max" Maxfield [www.diycalculator.com/sp-compuniverse	PHILIPS Image: Strain Strai	OROLA UNUM iTel
COMPLEX TECHNOLOGIES	© 20	006 Target Compiler Technologies	8 MPSoC, Estes Park, Augu	ist 15, 200



Broad architectural scope

- Optimise beyond the limitations of configurable templates
- True architectural exploration

Retargetable tool-suite for ASIPs (4/5)

nML : processor description language

- Programmer's model (cf. manual)
- Size: 1000–2000 lines Learning: few weeks

```
mem DM[1024]<num,addr>;
reg R[4]<num>;
pipe C<num>;
trn A<num>; trn B<num>;
fu alu;
```

Storages & connectivity

Instr.-set grammar

Instruction classes defined

by register-transfer model

TRGET

```
shift inst);
opn alu inst (op:opcod, x:c2u,
              val:c16s, y:c2u) {
  action {
    stage EX1:
      A = R[x];
      B = val;
      switch (op) {
      case add : C = add(A, B) @alu;
      case sub : C = sub(A, B) @alu;
      case and : C = and(A, B) @alu;
      case or : C = or(A, B) @alu;
    stage EX2:
      R[y] = C @alu;
  syntax : op " R" y ", R" x ", " val;
  image : "0"::op::x::y::val;
```

opn my core (alu inst | mac inst



Retargetable tool-suite for ASIPs (5/5)

Chess : graph-based C compiler



Front end

- C \rightarrow <u>Control-Data</u> <u>Flow</u> <u>Graph</u>
- $nML \rightarrow \underline{Instruction} \cdot \underline{Set} \ \underline{G}raph$

Compilation phases

- Map CDFG onto ISG
- Graph algorithms

ISG contains structural info

- E.g. hardware resources, datatypes, connectivity, instruction encoding, pipelining, parallelism, pipeline hazards
- Much closer to hardware than conventional compilers (e.g. gcc)
- Enables efficient compilation for "irregular" architectures
- Patented

SoC design trends

Retargetable tool suite for ASIPs

Multi-processor aspects

Business model: IP or EDA?



Multi-processor aspects (1/2)

Single tool suite for all ASIPs in heterogeneous MPSoC

System partitioning

 Heterogeneous MPSoC: often follows naturally from system-level block diagram



Homogeneous MPSoC: samples estimate
 spatial & temporal mapping, taking into account NoC and RTOS
 → cf. Pier Paolucci's talk on Friday [Shapes project]

System specification

- SystemC: system architecture and communication
- C/C++: functional blocks

Inter-processor communication

- C compiler supports memory-mapped I/O
- Channels may have varying latency and wait states
- HdS implements high-level communication protocols in C code
- Memory and communication interface APIs in ASIP's ISS and HDL model



Multi-processor aspects (2/2)

Multi-processor simulation and debugging



Instruction-set simulation

 ISS: graphical debugger and simulation kernel communicate via API

On-chip debugging

- Generate Processor Debug Controller and JTAG I/F in HDL, next to target core
- Communication with graphical debugger via API, using TCP/IP sockets

Multi-core simulation and debugging

APIs for data communication

14

 Synchronisation of cores, e.g. local or global breakpoints



© 2006 Target Compiler Technologies

MPSoC, Estes Park, August 15, 2006

SoC design trends

Retargetable tool suite for ASIPs

Multi-processor aspects

Business model: IP or EDA?



© 2006 Target Compiler Technologies

Business model : IP or EDA ?

Traditional IP vendor's model Per-chip royalty

More easily accepted for:

- Complete processor eco-systems: core + tools + application libraries + peripherals
- Lower-volume markets

Restricts differentiation between competing IP users, unless made configurable

Configurable IP cores: how to defend royalties if user embeds proprietary application knowledge?

EDA vendor's model License fee for retargetable tool suite

More easily accepted for:

- Applications benefiting from proliferation of cores: MPSoC (Seaof-Cores), fast design respins
- Higher-volume markets
- Encourages differentiation between competing IP users

Supports creation of IP embedding proprietary application knowledge





16

- Requires true retargetable tool suite
- Could have same impact as logic synthesis in nineties

Conclusion

Heterogeneous MPSoCs using ASIPs

Important paradigm to implement future complex systems

Retargetable tool suite is key to design such MPSoCs

- Architectural exploration, hardware design & verification, software compilation & debugging
- Novel processor modelling and compiler technology



EDA business model fits well

