



## *The Use Of Virtual Platforms In MP-SoC Design*

Eshel Haritan, VP Engineering CoWare Inc.  
MPSoC 2006

# MPSoC

- Is MP SoC design happening?




- Why?
  - Consumer Electronics → Complexity
  - Cost of ASIC → Increased SW Content
  - Power consumption → MP SoC
- .....and it comes in many flavors

# Agenda

- **MPSoC Solution Space**
- **Virtual HW Platforms**
  - What are Virtual Platforms?
  - Virtual Platform usage for Architectural Exploration
  - Virtual Platform usage for SW development
- **Requirements from Virtual Platforms**
- **The ESL Solution Pyramid**


# Solution Space: HW Implementation




- High performance
- Low power

HW – Mapping


- Limited reuse
- No flexibility
- separate design for each platform



# Solution Space: Programmable Accelerators




# Homogeneous MP-SoC Mesh




- Design flexibility
- Reuse for multiple apps
- Redundancy

SW – Mapping


- Difficult to program
- Communication becomes bottleneck
- Load Balancing
- High chip/royalty cost



# Solution Space: Heterogeneous SoC




# The ESW View





# What is a Virtual HW Platform?


- A SW model of the SoC HW
  - Processors, accelerators, peripherals and interconnect
  - HDS – HAL, Drivers, O.S., I/O
- Enables architecture exploration and optimization
- Enables ESW development, debugging and optimization
- Different abstraction levels for different use models



# Virtual HW Platform Value


- **Fast**
- **Allows accuracy-speed trade offs**
- **Flexible**
- **Cost effective**
- **Scaleable**
- **Observable and Controllable**
- **Available early in the design cycle**

# Virtual HW Platform Value




- Early SW Development
- Real HW and SW Co-Design

# Virtual HW Platform for Architecture Exploration



# Platform Architect

Emb





ARM926

AHB Bus


OCP Bus

FRAM  
BUFFER




OCP TL2

# Virtual Platforms for Architecture Exploration




# Virtual HW Platform for ESW Development





# Virtual Platforms for ESW Development





# Virtual HW Platform for ESW development

The screenshot displays the CoWare PDA GUI and the Virtual Platform Analyzer (VPA) interface. The PDA GUI on the left shows a virtual device with a screen displaying a fractal image and a status bar indicating 'EN16:10'. The VPA window on the right shows the 'View Disassembly' pane with assembly code for the ARM926 core. The code includes instructions like STMTA, STMDB, LDR, MCR, MOV, and BL. The 'Instruction Rate Register' and 'p\_BIGENDINIT Register' are also visible, showing their current values. At the bottom, a terminal window shows the output of the 'pdaterm.exe' application, including system boot logs and user login information.

**View Disassembly**

Address	Instruction	Disassembly
[c00207d4]	e885001c	STMTA R5, 0x001c
[c00207d8]	e9456000	STMDB R5, 0x6000 ^
[c00207dc]	e597000c	LDR R0, [R7, #+12]
[c00207e0]	ee010f10	MCR p15, #0, R0, c1, c0, #0
[c00207e4]	e3a0b000	MOV R11, #0
[c00207e8]	e321f013	MSR CPSR_c, #19
[c00207ec]	e1a00002	MOV R0, R2
[c00207f0]	e1a0100d	MOV R1, R13
[c00207f4]	eb001e18	BL #0xc0020805c
[c00207f8]	e1a096ad	MOV R9, R13, LSR #13
[c00207fc]	e1a09689	MOV R9, R9, LSL #13
[c0020800]	e3a08000	MOV R8, #0
[c0020804]	ea000023	B #0xc0020898
[c0020808]	e281c01c	ADD R12, R1, #28
[c002080c]	e592305c	LDR R3, [R2, #+92]
[c0020810]	e8ac6ff0	STMTA R12!, 0x6ff0
[c0020814]	e5b26018	LDR R6, [R2, #+24]!
[c0020818]	e3e04a0f	MVN R4, #15, #20
[c002081c]	e5043003	STR R3, [R4, #-3]
[c0020820]	ee036f10	MCR p15, #0, R6, c3, c0, #0
[c0020824]	e992aff0	LDNIB R2, 0xaff0
[c0020828]	e1a00000	MOV R0, R0
[c002082c]	e1a00000	MOV R0, R0
[c0020830]	e1a00000	MOV R0, R0
[c0020834]	e1a00000	MOV R0, R0
[c0020838]	e1a00000	MOV R0, R0
[c002083c]	e1a00000	MOV R0, R0
[c0020840]	e321f093	MSR CPSR_c, #147
[c0020844]	e5991000	LDR R1, [R9, #+0]
[c0020848]	e31100ff	TST R1, #255
[c002084c]	1a000006	BNE #0xc002086c
[c0020850]	e59d1048	LDR R1, [R13, #+72]
[c0020854]	e5bde044	LDR R14, [R13, #+68]!
[c0020858]	e16ff001	MSR SPSR_fsrc, R1
[c002085c]	e95d7ffe	LDNIB R13, 0x7ffe ^
[c0020860]	e1a00000	MOV R0, R0
[c0020864]	e28dd00c	ADD R13, R13, #12
[c0020868]	e1b0f00e	MOV R15, R14
[c002086c]	e5ad0008	STR R0, [R13, #+8]!
[c0020870]	e3110004	TST R1, #4
[c0020874]	1a000006	BNE #0xc0020894
[c0020878]	e3110003	TST R1, #3
[c002087c]	0a000009	BEQ #0xc00208a8
[c0020880]	e1a0000d	MOV R0, R13
[c0020884]	e1a02008	MOV R2, R8

**Instruction Rate Register**

Item	Value
instruction_rate	11168004
max_instruction_rate	60320748

**p\_BIGENDINIT Register**

Item	Value
p_BIGENDINIT	false
p_BIGENDOUT	false
p_DHCKEN	true
p_DRISIZE	0x0
p_IHCKEN	true
p_INITRAM	false
p_IRSIZE	0x0
p_nFIQ	true
p_nIRQ	true
p_nRESET	true
p_STANDBYWFI	false
p_VINITI	false

**R Register**

Item	Value
R	0x23177
R[0]	0x23177
R[1]	0x93f30
R[2]	0x401078d8
R[3]	0x60000010
R[4]	0xffffffff
R[5]	0xc28b3fec
R[6]	0x0
R[7]	0x01e9010
R[8]	0x0
R[9]	0x3
R[10]	0x401b1000
R[11]	0xbefeffe4
R[12]	0x401b2728
R[13]	0xbefeff470

**Terminal Output:**

```

C:\VP\PDA\windows\pdaterm\pdaterm.exe
kjournald starting. Commit interval 5 seconds
EXT3-fs: recovery complete.
EXT3-fs: mounted filesystem with ordered data mode.
UFS: Mounted root (ext3 filesystem) readonly.
Mounted devfs on /dev
Freeing init memory: 96K
INIT: version 2.86 booting
Setting up device links for devfs: done
fsck 1.35 (28-Feb-2004)
e2fsck 1.35 (28-Feb-2004)
/dev/mtdblock0: clean, 2686/15744 files, 45493/62968 blocks (check after next mount)
EXT3 FS on mtdblock0, internal journal
The time is 19:57:00 UTC 2005
INIT: Entering runlevel: 2
Starting syslogd/klogd: done

Familiar Linux v0.8.2 h3900 tts/0

h3900 login: root
root@h3900:~# stty onlcr
root@h3900:~# ./opie +[Jstart
Starting Opie in 5 seconds... press key to interrupt.
You seem to already have a /home/root/Applications directory.
Assuming it is the Opie Applications directory. Exiting.
Starting Opie...
root@h3900:~# ODevice() - found 'Hardware : PDA-Sim'
ODevice() - unknown hardware - using default.
OGlobal::creating global configuration instance.
OConfig::OConfig()
<unknown>: ODevice reports transformation to be 0
qt_init() - setting QWS_DISPLAY to 'Transformed:Rot0:0'
qt_init() - terminal specification is '2'.
qt_init() - active vt is #1, switching to #2 as requested...
WARNING: preferred keyboard is Multikey
WARNING: Found Applet: libbatteryapplet.so
OTaskbarAppletWrapper::queryInterface()
    
```

# Virtual Platform – What is Required?

- Ultra fast processor simulator – ISS
- Accuracy-speed trade-offs
- Library of fast processor models
- Explore different communication paradigms
- Strong analysis solutions
- Library of communication protocols
- Integrate DSP algorithm
- Library of popular Wireless and MM standards
- Ultra fast platform
- Accuracy-speed trade-offs
- Multi core and platform debugging
- Standard based

# Why Standards Based?

Develop your own

**CoWare**

**Processor  
Designer**

**Signal  
Processor  
Designer**

**Model  
Designer**

IP Providers

**MeP**  
Media embedded Processor

**MIPS**  
TECHNOLOGIES

**OCP**  
International Partnership


**SONICS**  
Smart Interconnect IP

**ARM**


**ZSP**

**IBM**

Platform Creator




Device Manufacturer



**Virtual Platforms**


# Solutions Pyramid




# Summary

- Custom processor design
- Complex algorithm design
- SoC architecture exploration
- SoC verification
- Modeling for speed
- Virtual Platforms for ESW

*Integrated solution Pyramid*



# So what's the next level of abstraction?





# The Next Level Challenge

- The next level is (maybe):
  - Processors and HW accelerators
  - SW tasks running on these processors
  - Transaction level modeling to model communication
- What are the design restrictions we need to impose to gain 100X productivity?...and what are the benefits to the users?
- Processors
  - Simplify? No Cache? No MMU? Speculative execution? Branch prediction?
- SW tasks
  - Threads? Locks? R/W to/from ports only?
  - Programming models to abstract the SoC (message passing, SMP, streaming)?
  - What do we do with all the legacy code?
- Communication
  - Memory sub system design, NoC design