A Scalable Low-power Architecture For Software Radio

Scott Mahlke

Collaboration between: University of Michigan, Arizona State University, and ARM Ltd.







Software Defined Radio (SDR)

• Use software routines instead of ASICs for the physical layer operations of wireless communication system



• Rest of the talk

- Characteristics of SDR algorithms
- SODA architecture for power-efficient SDR
- Compilation challenges and approach



Advantages of SDR

- Lower costs
 - Platform longevity, higher volume
 - SW has lower development costs
- Time to market
 - Future protocols will have complex implementations
 - Overlap testing/development cycles
- Adaptability
 - Standards change over time
 - Multi-mode operation
 - Sharing hardware resources



EDGE

SDR

WCDMA

UWB

802.16a

802.11b

802.16a

Bluetooth

802.11n



Why is SDR Challenging?





The Anatomy of Wireless Protocols





W-CDMA Workload Profile

• OteatopedaTionfilis depicted and in the dependent in th





SDR Kernel Characteristics

- 8 to 16-bit precision
- Vector operations
 - long vectors
 - constant vector size
- Static data movement patterns
- Scalar operations

Kernels	Type of Computation	Vector Width
W-CDMA		
Filter	Vector	64
Modulation	Vector	2560
Channel Est.	Vector	320
Error Correction	Mixed	8 or 256
802.11a		
Filter	Vector	33
Modulation (FFT)	Vector	64
Channel Est.	Mixed	16
Error Correction	Mixed	64





SODA System Architecture for 3G

- 4 PEs
 - static kernel mapping and scheduling
 - SIMD+Scalar units
- 1 ARM GPP controller
 - scalar algorithms and protocol controls





SODA System Architecture for 3G

- 2-Level scratchpad memories
 - 12KB Local scratchpad memory for stream queues
 - 64KB global scratchpad memory for large buffers
- Low-throughput shared bus
 - 200MHz 32-bit bus
 - inter-PE communication using DMA





SODA PE Architecture





SODA PE SIMD Pipeline





SODA PE SIMD Pipeline



ersity of Michigan Computer Science

SODA PE SIMD Shuffle Network







SODA PE Scalar Pipeline





Power Consumption at 180nm



- 180nm → ~ 3 W, 26.6 mm²
- 90nm (est) → ~ 0.5 W, 6.7 mm²



SDR Compilation Strategy

- Two level application description
 - System-level: Concurrent tasks extracted from "C + channels + attributes"
 - Kernel-level: Data parallelism extracted from "C + vectors + Matlab operators"
- System compilation Task level parallelism
 - Generates tasks, schedules, communication stubs, DMA requests, timing assertions, synchronization, debug support
- Kernel compilation Data level parallelism
 - Lower virtual DLP to physical implementation



Stylized Automatic Parallelization





Kernel Level Compilation

```
template<class T, TAPS, BSIZE>
kernel FIR {
  vector<T, TAPS> z;
  vector<T, TAPS> coeff;
  void set coeff(vector<T, TAPS> c)
  \{ coeff = c; \}
  void run(channel<T, BSIZE> inbuf,
           channel<T, BSIZE> outbuf)
  {
    T in, out;
    for (i = 0; i < BSIZE; i</pre>
      in = inbuf.pop();
      z += coeff * in; -
      out = z[0];
      outbuf.push(out);
      z = (z(1:TAPS-1), 0);
```

1. object declaration

```
int main() {
  FIR<int8, 64, BUF_SIZE> fir65r;
   ...
```

2. operation translation

```
// in = inbuf.pop();
sld(sin, inbuf);
agu_incr(inbuf, sizeof(int8));
```

```
// z += coeff * in;
vdup(vin, sin);
vmul(vt1, _fir65r_coeff_v0, vin);
vmul(vt2, _fir65r_coeff_v1, vin);
vadd(_fir65r_z_v0, _fir65_z_v0, vt1);
vadd(_fir65r_z_v1, _fir65_z_v1, vt2);
```

};



Final Thoughts

- 2G and 3G SDR solutions are achievable in 90nm
 - 3.9G \rightarrow 4-10x more performance with mW power consumption
- Core technologies for future networks
 - OFDM \rightarrow 64 2048 point FFT
 - MIMO use of multiple antennas for transmission/reception
 - Low density parity check codes
- Key insight: SDR requires innovation across algorithm, software and hardware
- SDR platforms offer low-cost, longevity, and adaptability



