

A New Business Model to Face the Challenges in the Ubiquitous Era

RenesasTechnologyCorp.

Executive General Manager, LSI Product Technology Unit Masao Nakaya

August 18, 2006

MPSoC '06 ©2006. Renesas Technology Corp., All rights reserved.

Outline

- **1. Introduction of Renesas**
- 2. Technology and Market Trends
- 3. Key Issue: Design Cost Reduction
- 4. Renesas Business Model
- **5.** Conclusion



Renesas Technology Corp. <u>Ren</u>aissanc<u>e</u> <u>Semiconductor for Advanced Solutions</u>



Joint venture between Hitachi and Mitsubishi Electric Established on April 1, 2003
 FY2005 Revenue: 906B¥ (approximately 7.7B\$ (117¥/\$))
 Employee : 26,000 (consolidated as of March 31,2006)



©2006 Renesas Technology Corp. All rights reserved

Renesas Group W/W Network

- Worldwide locations optimized for resources, logistics and markets.
- Shift to Asia for assembly/test and design/development.



August 18, 2006

Renesas Business Structure

Two-prong business structure based on the "advanced technology driver" System Solution Business and "fundamental" Standard Product Business.



August 18, 2006

Present Status

- Success of US, Europe, Korea, and Taiwan manufacturers establishing their own business models.
- Japan caught between concepts of "Value Creation" and "Cost Reduction" with no clear business model.





Semiconductor Industrial Business Models

Value creation has shifted from
 [']Silicon」 [']Product」 [']System」 [']Value Chain」
 Traditional IDM model is not suited to the value shift. A new business model is necessary.



*IDM:Integrated Device Manufacturer



©2006 Renesas Technology Corp. All rights reserved

Outline

1. Introduction of Renesas

2. Technology and Market Trends

- 3. Key Issue: Design Cost Reduction
- 4. Renesas Business Model
- 5. Conclusion

Integration Trends

"Moore's Law" driven by both "Feature Size" reduction and "Die Size" enlargement.



Shifting from Business Focus to Human Focus

Shifting from performance-oriented business markets to satisfaction-oriented consumer markets



Worldwide IC Shipment & ASP

Market transformed from PC-centric DRAM's and MPU's to widespread IC application.



Price per bit, transistor

Price per function has continuously decreased at a constant rate.



August 18, 2006

12

Price per Area

DRAM

Price per area has basically settled within a constant range.



Intel MPU



Value and Cost Per Wafer (1)

As a result, value (price) per wafer has remained constant.
Processed wafer cost is also generally constant.
Increase in wafer value is unlikely, and thus there is increasing pressure to reduce design costs.



Value and Cost Per Wafer (2)

For sustainable business, both value and cost per wafer are important issues.

Key Factors Affecting Value Per Wafer

Sophisticated Design Technology

Raise Functionality per Transistor → Increase Product Price Advanced Process Technology

Reduce Die Size ---- Increase Gross Number of Dies

PDesign for Manufacturability

Price Lowering Pressure from Customers

Key Factors Affecting Cost Per Wafer

Fab Line Investment

Volume Production



Diversity of Applications but Convergence of Technologies

In the ubiquitous era, diversity of applications is growing rapidly.
 In contrast, technologies are converging – the same technology is used for a variety of applications.



August 18, 2006

Software Development Faces Big Challenges in the Ubiquitous Era

- Applications in the ubiquitous era require a huge volume of software.
- The software explosion will be more challenging than ever.



©2006 Renesas Technology Corp. All rights reserved

August 18, 2006

Main Issues Facing The Semiconductor Industry in the Next Decade

Ubiquitous applications

Issues = Needs

Diversity of Applications



Explosion of Software

And in addition,

Shortened TTM



Outline

- 1. Introduction of Renesas
- 2. Technology and Market Trends

3. Key Issue: Design Cost Reduction

- 4. Renesas Business Model
- 5. Conclusion

Three Challenges





Design Cost Trends



Source : IBS 2003

Everywhere you imagine.

©2006 Renesas Technology Corp. All rights reserved

Design Cost per Wafer

Design cost per wafer decreases with increase in number of produced wafers.

Total design cost increases with design scale increase and usage of advanced process technologies

Total design cost must be lowered to retain profitability at lower production levels.





Challenges for Design Cost Reduction

Challenges	Renesas Countermeasures	
Increasing Revenue	System Level Platform EXREAL Platform for H/W and S/W design (EXcellent Reliability Efficiency Agility Link platform)	
per Design	Re-Configurable Devices	
Lowering Cost	 Design Environment / EDA Tools REAP (REnesas Advanced design Platform) : for SoC / MCU design ARES (Advanced REnesas mixed signal design System) for mixed signal LSI design 	
per Design	Engineering Resources Open global design centers Increase skill of design engineers	



Platform and Re-configurables increase Revenue per Design





©2006 Renesas Technology Corp. All rights reserved

EXREAL Platform TM

EXREAL: EXcellent **R**eliability **E**fficiency **A**gility Link platform

25

Everywhere you imagine

Dramatically reduced development time and increased software development efficiency
 High performance and usability with a new interconnected scheme



Innovation in the EXREAL Platform TM

In response to application diversity, there are four innovative features in the EXREAL platform:

Inheritance and High Portability	 Availability of past assets of software and hardware High portability of existing assets and hardware IP
Flexible Scalability	 Improvement of performance using scalable CPU/IP and reliability Reduction of power
Heterogeneous Architecture	 Optimized performance, cost, flexibility and development period by heterogeneous configuration with diverse cores
Convergence	Reuse of modules between platforms

Shorten development time of new LSI's and realize dramatic improvement in development efficiency



EXREAL Platform[™] Design Example: Heterogeneous Multi-Core Concept ■ Heterogeneous multi-cores offer higher performance with

optimized core and OS implementation



©2006 Renesas Technology Corp. All rights reserved

August 18, 2006

Reconfigurable Device Example

New Renesas reconfigurable device concept: Reconfigurable processor core

Massively parallel processor based on a matrix configuration

- Configurable PE (Processing Elements) which meet various "Multimedia data standards"
- 160 GOPS/W (40 GOPS at 250mW) performance achieved



Unified Design Environment / EDA Tools

Renesas developed a unified design environment from separate Hitachi and Mitsubishi environments in one year.



ARES (Advanced REnesas mixed signal design System) : for mixed signal LSI

August 18, 2006

29

System Level Design

SoC's have become more and more complex. Multiple CPUs, legacy or 3rd-party IP's, etc., all integrated on one chip. Accuracy and short turn-around-time is required for performance evaluation and power estimation during architecture exploration.



©2006 Renesas Technology Corp. All rights reserved

DFM (Design For Manufacturability)

DFM is crucial to prevent yield decrease due to miniaturization



DFM (Design For Manufacturability)

- Design-controllable issues (Die Size, etc.) and manufacturability are trade-offs.
 - Balanced solution maximizes wafer value.



August 18, 2006

32

Designer Collaboration is the Key for Advanced Technologies

Design & Manufacturing Scheme shifting from "Static & Rigid" to "Dynamic & Flexible"



August 18, 2006

33

RENESAS Overseas Design Centers

Due to EDA tool advancement and proliferation, close links between global design centers possible.



August 18, 2006

Renesas Design Vietnam

The first LSI design center in Vietnam
One of the best locations for LSI design
Networking & EDA enabling optimized design environment



New Building under Construction

No. of Designers



Outline

- 1. Introduction of Renesas
- 2. Technology and Market Trends
- 3. Key Issue: Design Cost Reduction

4. Renesas Business Model

5. Conclusion

Renesas System Solutions Business Strategy

Close cooperation not only with consumer product manufacturers but beyond (Service,Content Providers) is the Key







©2006 Renesas Technology Corp. All rights reserved

SH-Mobile G1: Mass Production in Q1/FY06

Jointly developed with NTT DoCoMo and realized an highly-integrated LSI by using the EXREAL Platform[™]
 To be used in FOMA handsets from Fujitsu, Mitsubishi Electric, and Sharp



38

Though highly integrated, we achieved 1st Silicon success
 Development period reduced to two-thirds (18 to 12 months)



- Die size : 11.15mm x 11.15mm
- # of TRs : 181M TRs
 - (13.5M gates, 20Mbit memories)
- Process: 90nm LP



2nd Phase Development: Mobile Phone Platform

SH-Mobile G series: Reduced the time/cost of development, collaborating with NTT DoCoMo and 3 handset manufacturers
Fujitsu, Mitsubishi Electric, and Sharp will use it in FOMA handsets



©2006 Renesas Technology Corp. All rights reserved

August 18, 2006

Expanding available 3G solutions from Renesas

Expanding Renesas 3G solutions from providing a single-chip LSI to a mobile phone platform, realized by phase 2 development with handset manufacturers



©2006 Renesas Technology Corp. All rights reserved

August 18, 2006

What was proven by the SH-Mobile G series

Best Practices are integrated in the SH-Mobile G series

Leading Edge Process		90nm/65nm production capability utilizing 300mm wafer fab
		Process developed cooperating with Panasonic
	•	Tight relationship with EDA vendors
EXREAL Platfrom [™]		Sophisticated functions such as Multi-core integration, with 1st silicon success
		TTM shorten from 18 to 12 months
Partnership Value Chain		Jointly developed not only with
		Hanuset makers but also with NTT Docomo

SH-Mobile consortiums (220 partners)



Outline

- 1. Introduction of Renesas
- 2. Technology and Market Trends
- 3. Key Issue: Design Cost Reduction
- 4. Renesas Business Model
- **5.** Conclusion

Renesas IDM model: Beyond conventional



©2006 Renesas Technology Corp. All rights reserved

Conclusion

Maintaining Moore's Law (Performance, Cost) Not an easy challenge, but need to do it

Tight Collaboration among Silicon Society Residents Wafer process technology developers, Chip designers, EDA vendors, Equipment vendors, ...

Value Chain

To collaborate Beyond the Silicon Society

What's Next

Demand Creation

New Chip Design Architecture



References

- (1) RENESAS: http://www.renesas.com
- (2) SIA: http://www.sia-online.org/pre_statistics.cfm
- (3) WSTS: http://www.wsts.org/
- (4) Cheap Revolution by Rich Karlgaard (Editor of Forbes): http://www.forbes.com/
- (5) TSMC: http://www.tsmc.com/english/default.htm
- (6) UMC: http://www.umc.com/
- (7) EXREAL: http://resources.renesas.com/lib/eng/edge/12/index.html/
- (8) Re-configuration: "A 40 GOPS 250 mw Massively Parallel Processor Based on Matrix Architecture," in Proceeding ISSCC 2006 Session 22.5, pp.410-412
- (9) SH-Mobile G1; "Hierarchical Power Distribution with 20 Power Domains in 90 nm Low-Power Multi-CPU Processor," in Proceedings ISSCC 2006 Session 29.4 and "A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor," in Proceeding ISSCC 2006 Session 29.5.





Everywhere you imagine.

Cautionary Statement

Certain "forward-looking statements" are based upon current assumptions of future events which may not prove to be accurate. Undue reliance should not be placed on "forward-looking statements," as such statements speak only as of the date of this document.