





tter orphosys res ontium	cells 66976 n.a. n.a.	(MHz) 65 n.a.	(μm^2) 2858818	(Kgates) 476470	(MHz) 280
res		n.a.			
	na		1	597696	100
ntium	n.a.	n.a.	7000000	116666	400
	n.a.	n.a.	2200000	366666	65
on					
a A					320C55x
	DCI	18 21	54	240	320
		CYCLES FOR	TABLE III		
	0.13 Ion a A	a Algorithm E	a CLOCK CYCLES FOR Algorithm Butter Mi DCT 18 21	a CLOCK CYCLES FOR DCT ON DIFFER Algorithm Butter M1 REMARC I DCT 18 21 54	a CLOCK CYCLES FOR DCT ON DIFFERENT PLATFORMS A Algorithm Butter M1 REMARC Pentium TMS DCT 18 21 54 240




The book project (completion 4/2007)









Switch implementation results								
nm technology, T=125°C, Vcc=0.95V, 5 metal layers, wire load model for over 100K gate blocks								
bit data, 16-bit a	ddress, 4 byte er	nables, write ena	able, valid, 16-bit	t routing field				
Node NxM /RQ /RSP	Optimized for	Levels of logic	Latency (ps)	Gate count (NAND2)	Leakage (nW)			
Global 5x5 /70b	speed	5	1343	11734	510			
Local 2x5 /54b /32b	speed	7	959	4588	229			
	area	6	3860	1980	78			
Global 5x5 /70b								

