



MnD Semiconductors

MPEG-4 AVC/ H.264 Video Codec heterogeneous design methodology

**Developing a fully Scalable** using a proven MPSoC architecture and

> Ian Walsh, CEO **MnD Semiconductors**

> > August 17, 2006

Estes Park, Colorado, USA



Can Multiprocessor architecture based solutions versus Multiple Processor solutions be commercially competitive and technically viable, providing OEMs a real value proposition?

If so, great and how can we capitalise on this?

If not, then .....



September 14, 2006

- MPEG-4 AVC / H.264 video codec, including single or multi-channel, High Profile Encoder, Decoder and Transcoder
- Fully scalable and programmable solution
- For one or more of the same MPSoC chip with software to implement any level of codec
- Performance equal to or better than current FPGA and/or DSP alternatives
- Extremely price competitive

#### An MPSoC architecture

A heterogeneous design methodology



September 14, 2006

#### High Level Design: Technology Vision **Application SW** + High or Low Level HW MND provides a flexible design HW dependant High Level Schematic Capture platform combining a SW Model Capture comprehensive HW+SW IP Sutter litt ombiner database and an environment PEG4code allowing for powerful IP composition and HW/SW integration **MND FLOW** Multi-Target ASIC / FPGA / ... **MND MND HW Lib** SW Lib Seamless integration with existing tools **HWBuilder SWBuilder MND Breakthroughs:** Stable Data base concept with ۲

**MnD Semiconductors** 

SW Tool Chain

SW feat.

- Iarge flexible IP selectionHWBuilder: Powerful IP
- composition approach ensuring correct by construction HW
- SWBuilder: Unique HW-SW Integration solution

September 14, 2006

**Synthesis** 

FPGA feat.

5



- 1. Thoroughly understanding the application and standards
- 2. Structuring the MPEG-4 AVC algorithm to run efficiently on the MPSoC architecture
- 3. Building a prototype platform that quickly enables the integration and test of RTL and application software
- Optimising the µP cores and Instruction Set Architecture (ISA) to achieve the highest performance for the least silicon area
- 5. Convincing the Market Players that it is both technically viable as well as commercially viable

September 14, 2006



# 1. Thoroughly understanding the application and standards

Demands a real heterogeneous engineering team and approach in order to get an efficient solution that benefits from the intrinsic attributes of an MPSoC

- Hardware engineers and software engineers MUST fully understand the application and standards
- From the Get-Go, hardware and software engineers must each appreciate each others contribution and fully support each other throughout the development, test and debug process



## 2. Structuring the MPEG-4 AVC algorithm to run efficiently on the MPSoC architecture

#### **Parallelization of Video Streams**



with split screen functionality to aggregate video streams onto a common media

September 14, 2006

er3 ~

Area4

#### **Multi-Processor Video Codec Solution**







### 4. Optimising the µP cores and Instruction Set Architecture (ISA)...

#### **Challenges from the Algorithm:**

- Pipelining
- Parallelization
- Preload
- Memory versus registers
- Parameterization

#### **µP Core and ISA solutions:**

- Video Coprocessor with SIMD instructions
- Inter µP messaging
- Inter chip connectivity