## Hardware/Software Co-Design of an FPGA-based Embedded Tracking System

Jason Schlessman<sup>1</sup>, Cheng-Yao Chen<sup>1</sup>, Burak Ozer<sup>2</sup> Kenji Fujino<sup>3</sup>, Kazurou Itoh<sup>3</sup>, Wayne Wolf<sup>1</sup>

<sup>1</sup>Department of Electrical Engineering <sup>2</sup> Verificon Corporation Princeton University Princeton, NJ <sup>3</sup> Yokogawa Electric Corporation

Tokyo, Japan

## **Overview**

- Our group assisted in hardware design for surveillance system
- Requirements included:
  - Mobile deployment
  - Speedup over PC/software based approach
  - Large scale deployment/low cost
  - Flexibility
- Yokogawa developed system requirements
- Verificon developed software version
- Princeton was to provide a hardware acceleration system

## **Task Decomposition**

- Analyzed core of KLT algorithm for constituent tasks
- From colorspace conversion on, fractional notation required
- Convolution and matrix multiplication imply need for multipliers and adders
- Matrix inversion?



## Representation

- Originally computed limits for fixed-point representation
- Feasibility measure acquired based on 14-bit data values
- Deemed insufficient for algorithmic precision
- Converted arithmetic to floating-point
  - 24-bit reduced IEEE floating-point
  - Required design of FP adder and FP multiplier
- Still reliant on standard FPGA adders and multipliers
- Necessary to consider given FPGA resources

