


# New architecture means new execution model and programming model

Thierry Collette
CEA LIST
Thierry.collette@cea.fr



Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007






More th

# Next steps?


(More than 100 Processors, debug, reliability, ...!)







Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007








#### Reliability aware architecture




Due to randomness of the technology, the cost depend more on the yield rather than the area. Design for reliability at the architecture level










#### Definition of the Execution Model

Not only one generic Execution Model: depends on the characteristics of the target applications in term

capabilities of:

- ✓ Computation,
- ✓ Communication.
- ✓ Memorization.
- ✓ Control.
- ✓ I/O.
- ✓ Real time.
- ✓ Safety and security,
- ✓ Debug, etc...



Must include the architectural concepts (regularity, reconfigurable computing, reliability, etc...)



This model give the a "reference manual" for the tool design and architecture design

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007




#### Definition of the programming model

- Bring to C, or other sequential programming language, capabilities to express the needed parallelism to support the selected execution model
- Graph relevant for parallelism expression



Courtesy, Bill Thies, MIT



Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

Multicore systems-on-chip will force designers to "rethink computer architectures in a most fundamental way," said Anant Agarwal, professor at the Massachusetts Institute of Technology (MIT) and a keynote speaker at the Multicore Expo here Tuesday (March 27). Agarwal discussed how multicore technology will impact the way designers size resources and connect cores, and proposed a new multicore programming approach.

Times (March 2007)



digite 💽 🖁

#### **Definition of the architecture**

- Bring resources inside the component
  - ✓ Control & management
  - ✓ Computing
  - ✓ Memory
  - ✓ Communication
  - √ I/O
- How to organise the component to be conform to the EM?
  - ✓ Processing
  - ✓ Interconnection
  - ✓ Memorisation
  - √ I/O

SCMP : Reconfigurable Multicore Architecture

System Bus

Cache L2

Cache L2

Cache L2

Cache L2

Control

CPU

Scheduler

Corrupte liberaids

Engra

RAPUN SAPUN RAPUN RAPUN RIO

CCC

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digite⊙≗

#### **Ambric example**

Ambric introduced its teraOPS-class Am2000 family of reconfigurable processing arrays (RPAs) at In-Stat's Fall Micro Forum in October, '06.




The only way to continue to deliver significantly higher levels of performance with power efficiency now and in the long run is by massive parallelism. Our solution to the architectural and programming challenges of massive parallelism clears the way to its practical adoption. The key to a practical solution for embedded computing is a relentless focus on the right programming model first; then Ambric invented new hardware architectures and circuit designs to enable this programming model.

The Am2000 family of RPAs offers a profoundly easier development method complete nightmarish synchronization problems of programming multiple-DSPs. Ambric's (SOPM) is the key that unlocks engineering productivity and quality for high-perfor


Source. www.ambric.com

Dataflow execution model and programming model.
Specific reconfigurable NoC able to support this programming model.
Tools easier to develop.

Thierry Collette, MPSoC'U/, Awaji Island, 25-29 June 200/



#### Sane Architecture example (www.aether-ist.org)







li/t


- SANE provides an abstraction of self-adaptivity applicable at all levels of the **AETHER framework**
- The model allows for dynamic concurrency management thanks to the micro thread execution model
- A higher level programming environment allows for both boxes interfaces and interaction management (S-NET) and box behaviour programming (Chorded Java)

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007




### digite 💽 🖁


## The SCMP-LC architecture example



### Not only the component, but think system



## How to manage the whole system?



Courtesy, Thomas Hadig, Jörg Roth, 'ACCESSING LOCATION AND PROXIMITY INFORMATION IN A DECENTRALIZED ENVIRONMENT'

Difference between limited system and open system. New solutions could be proposed able to handle muti-component, on the fly reconfiguration, energy management, etc.

Toward performance, energy and reliability aware systems





## **THANK YOU!**

Thierry Collette Thierry.collette@cea.fr



Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007