



# New architecture means new execution model and programming model

Thierry Collette  
CEA LIST  
Thierry.collette@cea.fr



Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

## Evolution of the embedded computing



Thierry Collette, MPSoC'07, A


The embedded computing paradigms are different and **will remain different**



More th

## Next steps?

(More than 100 Processors,  
debug, reliability, ...!)




Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea


## Trends in technology and application road maps






Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

## Regular fabrics






Source: R. David, S. Pillement and O. Sentieys— Low-Power Electronic Design, chapter 20: Low-Power Reconfigurable Processors. CRC Press edited by C. Pillet



list  
cea

25-29 June 2007 Multiprocessors Chip Design at CEA LIST

## Reliability aware architecture



Source, Elastic, D. Sylvester and all., IEEE test and computer, nov-dec 2006



Figure 1. Overview of proposed Elastic architecture, showing various processing-element operation modes. Each PE consists of a simple processor architecture with dynamic voltage scaling and tunable flip-flops.

Due to randomness of the technology, the cost depend more on the yield rather than the area.  
Design for reliability at the architecture level


list  
cea



# Heterogeneity inside regular component



From an ANSI C / C++ application the XPRES Compiler generates an optimized set of processor extensions ...



Reconfigurable techniques allow the heterogeneity. How to integrate these reconfigurables modules?



- In processors (Tensilica)?
- Near the processor (Adres, TRIPS)?
- New execution model and processor (SANE) ?

list  
cea

digiteo rtra

Thierry Conelle, MIPSoC'07, Awaji Island, 25-29 June 2007

## How to propose new architectures?



(Unreliable) Technology platform

Thierry Co

list  
cea

## Definition of the Execution Model

- Not only one generic Execution Model : depends on the characteristics of the target applications in term of capabilities of :

- ✓ Computation,
- ✓ Communication,
- ✓ Memorization,
- ✓ Control,
- ✓ I/O,
- ✓ Real time,
- ✓ Safety and security,
- ✓ Debug, etc...



- Must include the architectural concepts (regularity, reconfigurable computing, reliability, etc...)
- This model give the a "reference manual" for the tool design and architecture design

list  
cea


Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

## Definition of the programming model

- Bring to C, or other sequential programming language, capabilities to express the needed parallelism to support the selected execution model
- Graph relevant for parallelism expression
- Think parallel !

### Why a New Language?



The revolution is moving !

Multicore systems-on-chip will force designers to "rethink computer architectures in a most fundamental way," said Anant Agarwal, professor at the Massachusetts Institute of Technology (MIT) and a keynote speaker at the Multicore Expo here Tuesday (March 27). Agarwal discussed how multicore technology will impact the way designers size resources and connect cores, and proposed a new multicore programming approach.

Times (March 2007)

list  
cea


Courtesy, Bill Thies, MIT

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

## Sane Architecture example ([www.aether-ist.org](http://www.aether-ist.org))




- SANE provides an abstraction of self-adaptivity applicable at all levels of the AETHER framework
- The model allows for dynamic concurrency management thanks to the micro thread execution model
- A higher level programming environment allows for both boxes interfaces and interaction management (S-NET) and box behaviour programming (Chorded Java)

Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea

## The SCMP-LC architecture example




Thierry Collette, MPSoC'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea



## Not only the component, but think system




Thierry Collette, MPSoc'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea

## How to manage the whole system?



Courtesy, Thomas Hadig, Jörg Roth, 'ACCESSING LOCATION AND PROXIMITY INFORMATION IN A DECENTRALIZED ENVIRONMENT'

Difference between limited system and open system.  
New solutions could be proposed able to handle multi-component, on the fly reconfiguration, energy management, etc.

**Toward performance, energy and reliability aware systems**

Thierry Collette, MPSoc'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea





# THANK YOU !

Thierry Collette  
[Thierry.collette@cea.fr](mailto:Thierry.collette@cea.fr)

Thierry Collette, MPSoc'07, Awaji Island, 25-29 June 2007

digiteo rtra

list  
cea