



Multiobjective Design Space Exploration of MPSOC with Direct Execution

Omar Hammami

Embedded System Design Group
ENSTA
32, Bd Victor 75739
Paris, FRANCE
hammami@ensta.fr

26/6/2007 MPSOC 2007 1/28




Outline



- Motivations
- System Design is NP-complete
- MPSOC automatic exploration flow with direct execution
- NOCDEX: NOC Design Space Exploration with direct execution
- Perspectives
- Conclusion


26/6/2007 MPSOC 2007 2/28





Theoretical Complexity


MPSoC '07



- System Design Problem equivalent to Knapsack Problem
- The Knapsack Problem is NP-complete.[Karp 72]
- •Therefore the System Design Problem is NP-complete.
- No polynomial time algorithm for solving the problem: large search space

W.L. Chapman, J. Rozenblit, and A.T. Bahill, "System design is an NP-complete problem," Systems Engineering, The Journal of INCOSE, 4(3), 222-229, 2001.

26/6/2007 MPSOC 2007 4/28







Motivations

- Deep-submicron design challenges (interconnect delay vs gate delay,increased uncertainty with process scaling,increased power constraints,clock skew and jitter,GALS)
- Tuning soft IPs for performance and area (multiobjective) with DSM constraints
- System level (TLM SystemC) simulation provide large improvement in simulation time, but design automation still decoupled with real physical implementation constraints (DSM)

EDA Tools:

- do not allow combined architecture and physical implementations analysis
- do not provide automatic multiobjective design space exploration help
- simulation based

26/6/2007 MPSOC 2007 6/28





Design Space Exploration Optimization Techniques

- · General optimization techniques
 - taboo search
 - simulated annealing
 - integer programming/linear programming
 - genetic algorithms and Evolutionary Algorithm (MOEA)
 - widely applied for various EDA problems
- Multiobjective Optimization techniques applied to DSE
 - Strength Pareto Evolutionary Algorithm (SPEA-2) (e.g.DSP (Thiele), VLIW [PaCa04])
 - Non-dominated Sorting Genetic Algorithm (NSGA-II) (e.g. LEON-2 [GhHa04])

We need automatic physical aware multiobjective optimization (perf/area/energy) techniques to reduce the design space combined with fast configuration evaluation

26/6/2007 MPSOC 2007 7/28

ENSTA

Application-specific MPSOC Automatic

MPSŏC'07

Exploration Flow with Direct Execution

- Inputs Step 1 are:
 - Platform architecture described in VHDL
 - C Application running on embedded soft IP processors
 - parameters
 - Number of individuals and generations
 - Feedback form Synthesis and "Place and Route" execution (Nbr BRAM, occupied slices, performance in cycles count)
- Inputs Step 2 are:
 - Individuals (different platform architecture) for synthesis and target FPGA downloadable bitstream generation
- Inputs Step 3 are:
 - Synthesis and "Place and Route" files, Performance in term of cycles

Pect Execution

MPSoPC Platform/HDL Application
ANSI C

Design Space

Genetic Algorithm NSGA-II

V

Synthesis

Place & Route
V

FPGA Board Execution

V

Exec. Time Bram Slices

Pareto Optimal Solutions

Solutions

ANSI C

(1)


(2)


(3)


26/6/2007


MPSOC 200

4











Simulation vs. Emulation



- 8 million gates Xilinx Virtex-II FPGA implementation
- Alpha-Data ADM-XRCII PMC development board
- Instantaneous gathering of performance results
- Exploration time improvement of:


 3.88×10^{6}


EA(ms)	Indi, Gene.	190
	Obj Functions Eval.	293
	Selection	0.116
	Crossover	0.033
	Mutation	1.118
Synthesis (sec)	Synthesis	523.503
	P and R	655.174
	P/R & Bitgen	797.856
Execution	Exploration 60x30	
	Sim. VHDL PPR 64x64	2250 Days
	Direct Exec.256x256	1.39 hour


Cycle Accurate Simulation vs. Emulation

Beating The Simulation Wall Though Direct Execution

26/6/2007 MPSOC 2007 13/28















Case Study: Arteris NOC Design Tools


26/6/2007 MPSOC 2007 17/28






















Conclusion



We propose a fully automatic tool for the multiobjective design space exploration (DSE) of soft IPs based MPSOC design:

Intelligent (non exhaustive or ad hoc) techniques for quickly exploring/pruning large design space

Exploiting the very large scale integration and the rapid reprogrammability of FPGA for real MPSoPC DSE

Beating MPSOC Simulation Wall Through FPGA direct execution

New Efficient NOC design space exploration –NOCDEX

Architecture design space exploration coupled with physical implementation constraints

Drastic improvement of Time-to-market

26/6/2007 MPSOC 2007 26/28





Conclusion

- **Theoretical results:** we need more results on theoretical aspects of MPSOC design (theoretical complexity driven SLD)
- Physical Aware: we need an integrated methodology for MPSOC:
 DFMM

Design For MPSOC Manufacturability: many interesting research issues.

• **Parallel software:** we need Automatic Design Space Exploration of Parallel Software (concurrency semantics/formal transformations)

26/6/2007 MPSOC 2007 27/28





Thank you

 $\label{lem:constraints} Acknowledgement: Team\ work\ of\ ENSTA\ Embedded\ Systems\ Group.$

26/6/2007 MPSOC 2007 28/28