

MPSoC Approaches for Low-power Embedded Soc's

RenesasTechnologyCorp.
CPU Development Dept. 1
Toshihiro Hattori

MPSoC '07, June 26, 2007

©2007. Renesas Technology Corp., All rights reserved.

Outline

- Approaches for Embedded MPSoC
- SH-MobileG1 : AP+BB Onechip
- SH-X3: SuperH SH-4A Quad-Core
- EXREAL Platform: Solution Platform for MPSoC
- Conclusion

2 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07

Everywhere you imagine. RENESAS

Approaches for Embedded MPSoC

Embedded MPSoC

Application Specific: Optimized for the embedded systems

Low Power: Less than 5W, Less than 1W

Embedded Software: Optimized HW/SW for the embedded system

(1)Heterogeneous AMP : Integration of subsystems

SH-MobileG1: One chip integration of Application & BB

(2) Homogeneous AMP: Hetero-OS / Homo-OS

SH-X3: SuperH core for Multi-processor

(3) Homogeneous SMP: SMP OS

SH-X3: SuperH core for Multi-processor

(4) Automatic Parallelizing Compiler

SH-X3: SuperH core for Multi-processor

3 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07

Everywhere you imagine. 2FNESAS


SH-MobileG1: AP+BB Onechip


ref: T. Hattori, et. al., "A power management scheme controlling 20 power domains for a single chip mobile processor." ISSCC Dig. Tech. pp.542-543, Feb 2006 M. Ito, et. al., "SH-MobileG1: A Single-Chip Application and Dual-mode Baseband Processor.", HOTCHIPS 18, Aug 2006


4 ©2007. Renesas Technology Corp., All rights reserved.


MPSoC '07


Everywhere you imagine. RENESAS


















Interrupt Control - Each CPU has its INT controller - MFI can generate inter-domain interruptions - Some external pins generate interrupts for each CPU AP-RT CPU AP-SYS Baseband CPU CPU INTC INTC INTC (BB) (SYS) (RT) \Box фф MFI MFI Peripherals Peripherals Peripherals (BB) (SYS) (RT) RENESAS ©2007. Renesas Technology Corp., All rights reserved. MPSoC '07







(2)Telephony (W-	·CDMA)		
BC AC	Baseband part	Control	ON
BW2 BA2 A1A A1A BW1 BA3 BA4 A1R A4U1 A4U1 A4U1 A3		W-CDMA	ON
		GSM	ON / OFF
	Application part	System-domain	ON
		Realtime-domain	OFF
Power on Power off	Measured Leakage Current (@ Room Temp, 1.2V)		407 μΑ



SH-X3: SuperH SH-4A Quad-Core

- ref: T. Kamei, "SH-X3 An Enhanced SuperH Core for Low power MP system." Fall Microprocessor Forum, Oct 2006
 - Y. Yoshida, et. al., "A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption.", ISSCC Tech. Dig. pp.100-101, Feb 2007

17 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07




Design Concept of SH-X3

- · Efficient for both SMP and AMP
 - Cache coherency for SMP
 - Local Memories of each CPU block for AMP
 - Data transfer function for local memories
 - Hybrid model support
- Flexible interrupt architecture
 - Interrupt distribution
 - Inter Processor Interrupt (IPI)
- Power management
 - Minimizing the power of each CPU for workload variation
- Easy implementation in standard SoC design flow
 - Fully synthesizable

18 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07

Everywhere you imagine. RENESAS





Memory subsystem architecture


Combination of coherent cache and local memories to support variety of programming models


- Coherent cache
 - Implicit allocation (programmer doesn't have to care)
 - Mandatory for SMP operating systems
 - Required for multi-threaded programs (e.g. with pthread library)
- Address-mapped local memories
 - Explicit allocation (deterministic behavior)
 - Add further concurrency of computation and data transfer to ordinal DMA transfer
 - Efficient block transfer (larger than cache line size)
- Two-level local memories
 - Small but no-wait memory (I/D separate: up to 128KB)
 - Large but a few wait memory (unified: up to 1MB)

20 ©2007. Renesas Technology Corp., All rights reserved. MPSoC '07











EXREAL Platform EXREAL Platform EXCELL Platform EXcellent Reliability Efficiency Agility Link Platform


MPSoC '07

©2007. Renesas Technology Corp., All rights reserved.

re you imagine. RENESAS







Summary

There is many approaches for embedded MPSoC.

Heterogeneous AMP : Integration of subsystems Homogeneous AMP : Hetero-OS / Homo-OS

Homogeneous SMP : SMP OS Automatic parallelizing compiler

- System design which implement optimal parallelism with reasonable software design/debug cost is key.
- Renesas is ready to implement MPSoC for the application specific requirements by various approaches with SH-MobileG1 methodology and SH-X3.
- Renesas is proposing EXREAL Platform[™] for embedded system design with MPSoC.

9 ©2007. Renesas Technology Corp., All rights reserved. MPSoC '07

Renesas Technology Corp. ©2007. Renesas Technology Corp., All rights reserved.