


micro and nanoelectronics
microsystem
ambient intelligence
image chain
biology and health



2007


An open platform to build MPSoC from Components

Ahmed Jerraya





Summary



leti

MINATEC


2007

- **Problem: MPSoC too much time, efforts**
 - No low cost MPSoC design solution
 - Hard separation between front end (TLM, Simulink, C) and back end (circuit) Architecture exploration using TLM, still far from circuits
 - Hard Separation between Hardware and Software design
 - Keep System level Model as the reference model during the design process
 - Redesign of derivative solution still very expensive
- **Objectives: Mitigate the problem**
- **Related work:**
 - Virtual prototyping of MPSoC, Multiple ISS platforms for mixed HW/SW Simulation
- **Contributions: Structuring the flow to separate system design and circuit design**



Challenges

- **Affordable and flexible front end for MPSoC end users**
 - Easy to prototype new application by end user
 - Based on an innovative system design automation
- **Seamless HW-SW Integration**
 - Architecture exploration and Application SW mapping
 - Flexible and scalable composition model for both HW and SW
- **Quality Proven HW and SW IP Modules**
 - Ensure better design success using proven IP



leti


MINATEC

2007






Classical HW/SW Design : The GAPS



© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.




leti

MINATEC

2007

Example of Heterogeneous MPSoC Architecture, The Diopsis Tile

- ARM9 SS
- DSP SS
- MEM SS
- POT SS (Periph. On Tile):
 - I/O peripherals
 - System peripherals
- Interconnect: AMBA bus



- *Local & global memories accessible by both processing units*
- **Different communication schemes between CPUs**




leti

MINATEC

2007



MPSoC for SDR: FAUST2



Output Port2

MEPHISTO reconfigurable cores


Smart Memory Engines cores

IP programmable cores


Low-power general controller

CPU core (MAC support)

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



Ideal Design Flow





HW and SW Mixed Models


- Seamless refinement at four abstraction levels:
 - Simulink Combined Algorithm and Architecture Model (Simulink CAAM)
 - HW/SW Interfaces refinements

**Software
Design**

Automatic Code Generation

**Hardware
Design**

Platform based Generators



**System level model
(Simulink CAAM)**

**Virtual architecture
Model (SystemC)**

**Transaction accurate
(SystemC)**


**Virtual prototype
(SystemC)**




© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



Software generation environment





leti


MINATEC

2007




Generic Architecture

- **Heterogeneous architecture based on NoC**
 - **Flexible:** Kind of Modules fixed by application
 - **Scalable:** Number of Modules fixed by application
- **Proven Modules**
 - **DSP subsystem**
 - **RISC Subsystem**
 - **Memory Subsystems (SME)**
 - **I/O Subsystem**
- **Interconnect**
 - **Network on Chip**






© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




let
MINATEC
2007

Simulink CAAM of M-JPEG Decoder


- Three CPUs (ARM, Xtensa)
- Communication Units (GFIFO, HWFIFO, SWFIFO)



Thread Layer



Architecture Layer



Subsystem Layer

7 S-Functions
7 Delays
26 Links
4 IASs

© CEA 2006. Tous droits réservés.
Toute réimpression ou utilisation partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



Experiment Results of MJPEG

- 10-frame QVGA (320x240) JPEG stream

RTW: sequential program on the host machine


Simulink: Simulation in Simulink GUI

VA: System C model without HW information


TA: Abstract CPU + Other devices (SC TLM)

VP: Cycle Accurate ISS + Other devices (SC TLM)

	CPU1	CPU2	CPU3
3ARM	ARM7	ARM7	ARM7
2XT1ARM	Xtensa	Xtensa	ARM
1ARM2XT	ARM	Xtensa	Xtensa
3XT	Xtensa	Xtensa	Xtensa




Three ARM7 Subsystems




© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.



Performance Analysis of MJPEG




Using these performance analysis results, designers can optimize *task allocation* to the processors so that each processor has *enough margins for future additional functions*.



© CEA 2006. Tous droits réservés.
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Conclusions

- Facilitating the task of system designers in designing and analyzing their mixed signal systems
- Design flow
 - Fast and efficient front end flow for MPSoC designers
 - Separated from backend and IP to be supported by specialized circuit designers
- Efficient design platform: Extendable libraries, easy to integrate new IP




leti

MINATEC

2007





leti

MINATEC


2007



Acknowledgements

- PhD Students
 - K. Popovici (Design Flow and Abstraction Levels)
 - K. Huang (Experimentations MJPEG)
 - X. Guérin (SW design flow)
 - P. Gerin (HW-SW design gaps)
- Dr. D. Lattard, F. Clermidy (SDR MPSoC)

micro and nanoelectronics
microsystem
ambient intelligence
biology and health
image chain



Innovation for industry

Loyalty
Entrepreneurship
Team work
Loyalty
Entrepreneurship
Team work
Innovation

leti

MINATEC
POLE D'INNOVATION



cea

micro and nanoelectronics
microsystem
ambient intelligence
biology and health
image chain



You will be welcome to the
8th Leti Annual Review,
22 and 23 June 2008 at Minatec

For more information :
www.leti.fr

leti

