

# **MPSoC 2007**

# HySim: Fast Hybrid Processor Simulation for MPSoC Virtual Platforms


Rainer Leupers
Stefan Kraemer, Lei Gao
Software for Systems on Silicon (SSS)
RWTH Aachen University



Institute for Integrated Signal Processing Systems

# What is a virtual platform?

- A SW model of a HW SoC platform
- Enables...
  - HW platform architecture exploration and optimization
  - SW development, debugging, and optimization
  - Concurrent HW/SW design ("HW/SW codesign")
- Requirements
  - High simulation speed
  - Speed/accuracy trade-off
  - Flexibility
  - Usability for non-HW-experts





See e.g. MPSoC 2006 presentations from CoWare, Vast





© 2007 R. Leupers

PROTHACIEN UNIVERSITY













# What is left for accelerating simulation? Experiment with DES application and MIPS core ■ Baseline 1: traditional IA ISS Relatively slow ■ Baseline 2: native C code execution No target-specific information ■ ~1000x speedup between ISS and native code theoretically available ■ ~100x may be realistic ■ Goal: hybrid simulator, toggling between Fast native execution Accurate target ASM simulation Debugging enabled Much faster than ISS See also [Marques, Buels, et al., HPCA04] © 2007 R. Leupers



#### **Code instrumentation principle** ■ Internally: translation of C app code to three address code to enable fine-grained source instrumentation ■ Instrumented code employs interface functions to encapsulate function calls, global var access etc. for ISS/VCP toggling (+ optionally performance estimation on VCP) ■ Current restriction: toggling only at function boundaries Link: P\_global = &global Pointer to ISS address space int global; 2 int \* pGlobal; int foo(){ int foo(){ int tmp; bar(); bar(); Read from ISS address space tmp = READMEM\_int(pGlobal); return global; return tmp; Orig code Instrumented code © 2007 R. Leupers







# Status and future work

- HySim prototype indicates
  - High speedup potential vs instruction accurate ISS
  - Practicality (transparent to SW developer)
- Short term:
  - Minimizing instrumentation overhead
  - Accurate SW performance estimation
    - Currently only 10-20% off in cycle count, but only for MIPS
    - Cache simulation on-the-fly in VCP?
  - Porting to SHAPES virtual platform
- Long term:
  - Include fast bus/NoC simulation
  - Checkpoint/restart facility for MPSoC simulation
  - Parallel simulation on multicore host



13



