


MPSoC Architecture Trade-offs for Multimedia Applications

Takashi Miyamori

Center for Semiconductor Research and Development
Semiconductor Company, Toshiba Corp.

Cellular Phone Application Trend



MPSoC Components

- **M: Main CPU**

Ex. ARM, MIPS, PowerPC, x86, etc.

- **D: DSP (Media Processor)**

- Especially designed for media processing (Programmability and good cost-performance)

- 64 or 128-bit datapath with SIMD instructions

Ex. Cell SPE, TI C64x+, Philips TM3260, ST MMDSP+, configurable processor with extended instructions, etc.

- **A: Accelerator**

- Highly parallel architecture

- Reconfigurable processor, SIMD processor

Ex. NEC DRP, IMAPCAR, IMEC ADRES, etc

- **H: Programmable Hardware Engines**





- Specific hardware engines controlled by a small processors

Ex. Configurable processor with hardware engines


- **(Dedicated Hardware Module)**

Ex. JPEG, MPEG-2, etc.


Homogeneous vs. Heterogeneous

	Homogeneous	Heterogeneous		
Architecture	Mx	MDx	MDA	MDHx
				
Programmability / Scalability				
Perf./Cost or Perf./Power				
Examples	Core 2 (M ₂ , M ₄), Xbox 360 CPU (M ₃), MPCore(M ₄), Niagara(M ₈)	Cell (MD ₈), SB3000(MD4), Philips Cake/Wasabi	Uniphier	Most of current SoCs


Architecture Trade-off



SoC Platform based on Configurable Processor — MDH Type




“Seine3” SoC for HDTV





“T5V” Mobile MM Engine (ISSCC 2005)

- 90nm CMOS (16Mbit eDRAM x2)
- H.264 decode @CIF 30fps,
MPEG-4 encode/decode @VGA 30fps




"T5G" = "T5V" + ARM + GFX



Feature Topics

- MPEG4: VGA 30fps enc./dec.
- H.264: CIF 30fps dec.
- Audio: MP3, AAC enc./dec.
- Speech: AMR enc./dec.
- JPEG: 2M pixels
- 2D/3D graphics accelerator
- LCD controller
- Camera I/F
- NAND I/F
- SDIO
- SDRAMC

SW Solution for Media Processing



Demands of SW Solution

- **Support Multiple CODEC**

- MPEG-2, MPEG-4, H.264, WMV, etc.
- Decode, encode, and transcode


- **Scalability**

- QVGA → VGA, WVGA, D1 → 720p → 1080i → 1080p
- Multi-stream processing


- **New Applications**

- Image recognition
- High-quality video technology
 - Frame interpolation, etc.


Example of MDx type: Cell Broadband Engine



Cell Architecture



Visconti: Image Recognition Processor (CICC 2003)




64-bit VLIW Coprocessor Extension


- **Core Mode**

- 32-bit RISC processor

- **VLIW Mode**




64-bit SIMD Datapath




Multi-grain Parallelism

- **TLP**
(Thread Level Parallelism)
- **ILP**
(Instruction Level Parallelism)
- **DLP (Data Level Parallelism)**
or **Loop Level Parallelism**
 - SIMD instructions → Horizontal
 - Fused instructions → Vertical
 - Vector instructions




Cell SPE Multi-layered Programming Model




Thread Parallelization Models

• Data Parallel




• Pipelining




Data Parallel Processing for Video CODEC


Frame Parallel



Line Parallel



Macro Block Parallel



Thread size & Sync.
memory footprint overhead

Large

Small

Small

Large



Data Parallel Processing of MPEG-2 Decode

• MB: Macro Block Parallel

Proc. #0	M0-V	M0-D		M1-V	M0-D		M1-V	M0-D		M1-V	M0-D	
Proc. #1		M1-V	M0-D		M2-V	M0-D		M1-V	M0-D		M1-V	M0-D
Proc. #2			M2-V	M0-D		M1-V	M0-D		M1-V	M0-D	M1-V	M0-D

Mx-V = Macro block #x VLD, Mx-D = Macro block #x decode

• SL: Slice (Line) Parallel

Proc. #0	Slice #0 VLD	Slice #0 Decode		VLD
Proc. #1		Slice #1 VLD	Slice #1 Decode	
Proc. #2			Slice #2 VLD	Decode


• SP: Slice (Line) Parallel with Pre-scanning

Proc. #0	PS	Slice #0 VLD	Slice #0 Decode	PS	Slice #3 VLD
Proc. #1	PS	Slice #1 VLD	Slice #1 Decode	PS	Slice #4 VLD
Proc. #2	PS	Slice #2 VLD	Slice #2 Decode	PS	Slice #5 VLD

PS = Pre-scanning slice header


Performance Comparison

Parallel MPEG-2 Decoding, MP@ML 15 Frames




Exploiting Coarse-Grain Parallelism in the MPEG-2 Algorithm
Eiji Iwata and Kunle Olukotun
Stanford University Computer Systems Lab Technical Report CSL-TR-98-771, September 1998.



H.264 Encode Thread Partitioning for Cell SPEs




Face Recognition Thread Partitioning for Visconti



Cache vs. Scratchpad Memory


	Cache Memory	Scratchpad Memory
		
Pros	+ SW friendly + (Relatively) small area and power consumption	+ Can be managed by program → good for real-time processing + Latency tolerant + Block transfer
Cons	- Pipeline stall due to cache miss	- Need overlay → Size of memory should be large!

Real-time Requirement for Multimedia Processing




Comparing Memory Systems for Chip Multiprocessors (Stanford Univ., ISCA'07)

- **CC: Cache-Coherent Model**
 - 32KB 2-way assoc. cache
- **STR: Streaming Model**
 - 24KB local memory and 8KB 2-way assoc. cache
- **512KB L2 cache**




- **Both models perform and scale equally well.**
- **“Non-allocate store to cache” can reduce memory traffic.**
 - Ex. Prepare for Store (PFS) instruction of MIPS32
 - MPEG-2: Traffic due to write miss was reduced 56%.
- **Streaming programming model, such as blocking and locality-aware scheduling is efficient for cache model as well as streaming model.**


Roadmap toward SW Solution




HW Solution to SW Solution for Mobile Applications




Venezia: Scalable Mobile AV Platform




Roadmap toward SW Solution



SW Solution for Media Processing




Toshiba's Dynamically Reconfigurable Processor (Hot Chips '06)



TOSHIBA
Leading Innovation >>> **MPSoC '07**

33

Toshiba's Vector Processor: VCP




TOSHIBA
Leading Innovation >>> **MPSoC '07**

34

Future MPSoC Architecture

— More Than 1000 Processors on a Chip?



Summary

• Trend to SW solution for Video CODEC

- VGA, WVGA, D1 → HD
- Scalable DSP platforms are required.
- Multi-grain parallel execution
 - Thread parallelization is important.

- Compiler support
- Thread scheduling method

• Cache memory performs and scales well.

- SW friendly. Overlay is NOT needed.
- (Or large scratchpad memory (ex. Cell SPE))

• Future MPSoC architecture for multimedia application

- Near future: Hybrid architecture of DSPs and accelerators.
- Future: Homogeneous or Heterogeneous??