



## The Impact of MPSoC Requirements on Software Programming


Frank Schirrmeister  
[franks@imperas.com](mailto:franks@imperas.com)

Page 1

© 2007 Imperas, Inc.

June 2007

## The End of the Single Core Era



### Processor Performance

- Is no longer growing
- Parallelism was addressed in hardware using instruction level parallelism

### Instruction Level Parallelism

- Runs out of steam
- Issuing more than four instructions in parallel has little effect on most applications

### Power Ceiling

- Has essentially stopped progress in conventional processor core development

Source: Intel, Imperas

Page 2

© 2007 Imperas, Inc.

June 2007

## The Business Breakdown

MULTICORE DESIGN SIMPLIFIED **imperas**

**Time to Market**  
still #1 issue

SoC development cost requires to lengthen the lifecycle per product, optimizing **Time in Market**

*Development* → **System on Chip Lifecycle** → *Market entry*

**Proposed approaches:**

- Faster processors?  
➤ Limited by power!
- Dedicated hardware accelerators?  
➤ Do not address flexibility to optimize **Time in Market**!

“Von Neumann is a poor use of scaling – all the **energy** is going on the **communication** between the processor and the memory. Its much **better** to use **20 microprocessors running at 100MHz than one at 2GHz**”  
Hugo de Man  
IMEC

→ **Multiprocessor Systems on Chips (MPSoCs) are the only feasible alternative ...**

Page 3      © 2007 Imperas, Inc.      June 2007

## MPSoCs are the Solution

But, the challenges move into the software!

MULTICORE DESIGN SIMPLIFIED **imperas**

- Multiple CPUs
  - Custom
  - 3rd Party IP
- Heterogeneous
  - Homogeneous for very specific applications
- Complex communication
- **Main Challenge: Software**
  - Complexity explodes
  - Sequential software on individual cores fails
  - Multiple processors present various challenges
  - Partitioning
    - Parallelization
    - Optimization

Page 4      © 2007 Imperas, Inc.      June 2007

## MPSoC Programming

**Challenge: Parallel Software on Parallel Hardware**

MULTICORE DESIGN SIMPLIFIED  
**imperas**

1. How do I **deliver** the software and programming environment to **customers**?

2. How do I **build** a **programming environment**?

3. Which **programming model and methodology** do I adopt for my customers...?

4. How do I **parallelize** the application?

5. Can I **automate** the **software verification**?

6. How do I **develop and Verify** a range of reference applications for an MPSoC ?

Which CPU do I choose?

Is this the right bus architecture?

How do I model my custom CPU?

Which hardware IP do I need to develop?

Page 5      © 2007 Imperas, Inc.      June 2007

## Programming Environments

**What does it take? Enable Interaction!**

MULTICORE DESIGN SIMPLIFIED  
**imperas**

Programming environments enable MPSoC delivery

Hardware IP Providers

Semiconductor Houses

System Houses

Software IP Providers

User Types

Processor & Sub-system Developer

MPSoC Developer

MPSoC Programmer

Virtual Processor (or Sub-system)

Virtual MPSoC with Programming Environment

Challenges

1. Deliver processor and sub-system models to users early

2. Demonstrate offerings to customers

3. Optimize processor or sub-system for a range of applications

1. Deliver virtual MPSoC software development environment to MPSoC programmers early with programming model and methodology

2. Demonstrate MPSoC

3. Optimize MPSoC HW architecture for a range of applications



1. Develop applications platform independent

2. Verify and optimize legacy software

3. Add new functionality to existing design

4. Optimize MPSoC hardware parameters

Page 6      © 2007 Imperas, Inc.      June 2007



## MP Programming Environments

What is required? Optimization on platforms!

MULTICORE DESIGN SIMPLIFIED **imperas**

Optimizing applications on different platforms

Software Optimization

Communication Overhead

Application Execution Time

© 2007 Imperas, Inc.

June 2007

## MP Programming Environments

Where can you get one?

MULTICORE DESIGN SIMPLIFIED **imperas**

Do It Yourself		Patchwork		Issues
<i>MP Programming Model, Tools, Automation</i>	Proprietary, non standard, on your own, unique tools	<i>MP Workbench</i>	Enhance Eclipse	
<i>MP Verification &amp; Debug</i>	Patch GDB for very basic MP	<i>MP Simulation</i>	SystemC + "Roll Your Own" OSCI	
<i>Model Library</i>	Do it yourself, IP Vendor Models	<i>Modeling</i>	Do it yourself	
				Adoption – can the MPSoC be programmed? Will anyone adopt your proprietary, one chip approach. Development time, applicability, ...
				Development time, hiring, not core competence, scaling, getting it right, hosts (Windows / Linux)
				Inferior solution, time, scaling, expense
				Slow, single core focused, difficult integration, scaling
				Incompatibilities, speed, inappropriate control, model confusion (CA vs. IA)
				Model speed, time to model, proprietary modeling, incompatibilities, verification challenge, inappropriate control
<b>Huge Effort, Delay, Costs of \$9M+</b>		<b>Big Effort, Delay, Costs of \$5M+ plus tool licenses</b>		<b>Significant portion of effort is not specific to your chip !!!</b>


Page 10 © 2007 Imperas, Inc. June 2007

**Programming Environments are a must have ... or companies will die!**

**"The ad hoc approach** to SoC design simply **cannot scale with Moore's Law** because it does not sufficiently reduce the complexity of SoC design. [...] The **"software-development environment as afterthought" era** of IC design is **rapidly drawing to a close.**"

Kurt Keutzer  
U.C. Berkeley  
"Programmable platforms will rule"  
EETimes

MULTICORE DESIGN SIMPLIFIED  
**imperas**



Page 11      © 2007 Imperas, Inc.      June 2007

MULTICORE DESIGN SIMPLIFIED  
**imperas**

**Thank You!**

Frank Schirrmeister  
franks@imperas.com

Page 12      © 2007 Imperas, Inc.      June 2007