

---

# Modular Performance Analysis of MPSoC


Lothar Thiele  
ETH Zurich, Switzerland

## Outline

---


- *Embedding of Performance Analysis*
- Modular Performance Analysis
- Examples

# Target Platforms




## A sample HW Architecture

- Communication Centric
- Homogeneous SW interface for on-chip and off-chip communication
- Virtual tunnelling on packed switching NoC (Network on Chip) and off-chip 3DT




# Target Platform Abstraction (1)

- *Topology modeled by a graph*
  - two node types:
    - execution and comm. resources
    - storage resources
- *Execution resources*
  - RISCs, DSPs, ...
- *Communication resources*
  - buses, switches, links, I/Os
- *Storage resources*
  - RAMs, HW FIFOs, ...




## Exploration



# Application Model

- **Model-based design:**


- Stream-oriented application model.
- The application is modeled as a network of processes
- Processes communicate via unidirectional channels.
- Kahn PN: Determinate (functional properties are independent of scheduling).




## Scalability at Specification Level

- **Separation** of instruction level parallelism (inside processes) and task-level parallelism.
- Use of **iterators** in
  - architecture specification
  - application specification
  - mapping specification


$$\{(i, j) : 1 \leq i \leq N \wedge i \leq j \leq N\}$$




# Exploration




# Application Functional Simulation







# Exploration



# Mapping Optimization

PISA

ETH Zürich > IT & EE > Computer Engineering > Systems Optimization > PISA

---

# PISA

## A Platform and Programming Language Independent Interface for Search Algorithms

PISA is a text-based interface for search algorithms. It splits an optimization process into two separate programs. One implementing the problem specific parts the other implementing the parts of the search algorithm which are independent of the problem representation. [More...](#)

---

### Contents


[About PISA](#)  
[For beginners](#)  
↓ [News](#)  
↓ [Available modules](#)  
↓ [Relevant Publications](#)  
[Licensing](#)  
[Specification \(pdf\)](#)  
[Bugs](#)  
[How to write a module?](#)  
[How to submit a module?](#)  
  
[People and contact information](#)

<http://www.tik.ee.ethz.ch/pisa>

---

New: A new version of the DTLZ module is available, it fixes a bug in the ZDT3 test function. See [bugs](#) for more details.


# Exploration



## Performance Estimation

### • *Layers of abstraction:*

- Simulation
  - Use for complete system validation
  - Use for getting parameters of single components
- Trace-based performance analysis
- Analytic methods
  - Back-of-the-envelope
  - Modular performance analysis MPA: [www.mpa.ethz.ch](http://www.mpa.ethz.ch)





# Back-of-the-envelope Analysis

processor  $c$  with worst total runtime

number of firings of task  $p$

runtime of task  $p$  on processor  $c$





$$obj_1 = \max_{c \in \mathcal{C}} \left\{ \sum_{\forall p \text{ mapped to } c} n(p) \cdot r(p, c) \right\}$$

communication link with worst load


communication request from channel  $s$

bandwidth of communication link  $g$


$$obj_2 = \max_{g \in \mathcal{G}} \left\{ \sum_{\forall s \text{ mapped onto } g} \frac{b(s)}{t(g)} \right\}$$




# Modular Performance Analysis (MPA)



## MPA Performance Model



# MPA (Modular Performance Analysis)



## Analysis and Design


Embedded System =  
Computation + Resource Interaction

### Analysis:

Infer system properties from  
subsystem properties.

### Design:

Build a system from subsystems  
while meeting requirements.




# Outline

---

- Embedding of Performance Analysis
- *Modular Performance Analysis*
- Examples

## System-Level Performance Analysis

---



Memory Requirements?


Timing Properties?

Bottleneck?

Processor Speeds?

Bus Utilization?

# Difficulties




## Interference Communication

## Interference Computation

## Nondeterministic Environment

# Difficulties



## Interference Communication

## Complex Resource Availability

## Interference Computation

## Complex Execution Demand


## Nondeterministic Environment

# What is necessary?


From interfaces that talk about static types

via behavioral types

towards resource types




## Abstract Models for Performance Analysis




Concrete  
Instance


Abstract  
Representation




# Load Model (Environment)








## Event Stream




## Arrival Curve $\alpha$




# Load Model - Examples




# Service Model (Resources)








## Resource Availability



## Service Curves $[\beta^l, \beta^u]$




# Service Model - Examples







# Processing Model (HW/SW)





## HW/SW Components




## Abstract Components



# System Module



# Min-Plus Algebra




$(\mathbb{R} \cup \{+\infty\}, \wedge, +)$ : min-plus algebra

*Min-plus convolution and de-convolution:*


$$(f \otimes g)(t) = \inf_{0 \leq u \leq t} \{f(t-u) + g(u)\}$$

$$(f \oslash g)(t) = \sup_{u \geq 0} \{f(t+u) - g(u)\}$$

## Processing Model – Examples




*Greedy Processing Component*




### Real-Time Calculus

$$\begin{aligned} \alpha'^u &= \min\{(\alpha^u \otimes \beta^u) \oslash \beta^l, \beta^u\} \\ \alpha'^l &= \min\{(\alpha^l \oslash \beta^u) \otimes \beta^l, \beta^l\} \\ \beta'^u &= (\beta^u - \alpha^l) \oslash 0 \\ \beta'^l &= (\beta^l - \alpha^u) \oslash 0 \end{aligned}$$

# Processing Model – Examples



## Greedy Shaper Component



## Behavioral Description



- Delays incoming events such that the output conforms to a given traffic specification.
- Guarantees that no events get delayed any longer than necessary.

## Real-Time Calculus

$$\alpha'^u = \alpha^u \otimes \sigma$$


$$\alpha'^l = \alpha^l \otimes (\sigma \oslash \sigma)$$

# System Composition





How to inter-connect service?




Scheduling!




# Scheduling and Arbitration



# Complete System Composition



# Embedding into other Frameworks








## Applications

- **Interface-Based Design of Embedded Systems**
  - Check of Requirements at Composition-Time
  - Stepwise Refinement
  - Answering of design questions, e.g. resource dimensioning
- **On-Line Load and Requirements Adaptation**
- **Extensions:** activation schemes, processor state (cache), resource sharing (EDF, TDMA, Round Robin, Shapers), event types, blocking times.

# Experience

---


- **Network processor modeling** 
  - Detailed study of a network processor
  - Match between simulation and analytic methods
- Use in **projects and case studies**
  - BridgeCo 
  - Siemens 
  - Netmodule 
  - Embedded Systems Institute 
- Integration into **design space exploration**

# Outline

---

- Embedding of Performance Analysis
- Modular Performance Analysis
- **Examples**

# Case Study



## 6 Real-Time Input Streams

- with jitter
- with bursts
- deadline > period

## 3 ECU's with own CC's

## 13 Tasks & 7 Messages

- with different WCED

## 2 Scheduling Policies

- Earliest Deadline First (ECU's)
- Fixed Priority (ECU's & CC's)

## Hierarchical Scheduling

- Static & Dynamic Polling Servers


## Bus with TDMA

- 4 time slots with different lengths (#1,#3 for CC1, #2 for CC3, #4 for CC3)


## Total Utilization:

- ECU1	59 %
- ECU2	87 %
- ECU3	67 %
- BUS	56 %



# The Distributed Embedded System...



## ... and its Abstract Component Model




## Buffer & Delay Guarantees






# Adding Greedy Shapers


Delay  $D_{S6}$ : - 27%  
Buffer  $B_{S6}$ : - 20%




## Input of Stream 3




# Output of Stream 3




## Does it Match Reality ? (IBM)



# Network Processing Device



## Comparison



# RTC Toolbox

Matlab Command Line	Simulink
<b>RTC Toolbox</b>	
MPA Library	RTI Library
Min-Plus/Max-Plus Algebra Library	
Matlab / Java Interface	
Java API	
Min-Plus/Max-Plus Algebra, Utilities	
Efficient Curve Representation	



## RTC Toolbox: Version 0.9 Released

**Modular Performance Analysis with Real-Time Calculus**

Main :: Overview

View Edit History Print

Overview

**RTC Toolbox**

- Overview
- Download
- Release Notes

**Modular Performance Analysis and Real-Time Calculus**

This webpage is currently under construction to serve in future as a central resource to the research on Modular Performance Analysis and Real-Time Calculus.

Until this webpage is completed, some more information on Modular Performance Analysis and Real-Time Calculus can

**www.mpa.ethz.ch/rtctoolbox**

Wiki

- Search
- WikiSandbox

edit SideBar

© 2006 Computer Engineering and Networks Laboratory (TIK), ETH Zurich, Switzerland

Powered by PmWiki

# Acknowledgement

---

- Collaborators:
  - Ernesto Wandeler
  - Samarjit Chakraborty
  - Simon Künzli
  - Alexander Maxiaguine
  - Nikolay Stoimenov
  - Simon Perathoner
- Funding:
  - SNF, KTI, MEDEA+/SPEAC, ARTIST2 NoE, EU IP SHAPES

