

invited in-depth presentation; 9th International Forum on Embedded MPSoC and Multicore, 2-7 Aug. 2009, Savannah, Georgia, USA



**MPSOC'09**


Reiner Hartenstein

reiner@hartenstein.de

**Multicore Programming and the CS Education Dilemma**

Don't forget Reconfigurable Computing (RC)



**Teaching for Change: an early martyr**

**„Turing is irrelevant“**

David Lorge Parnas (keynote),  
"Teaching for Change", 10th Conf. on  
Software Engineering Education  
and Training (CSEET '97)  
<http://www.sigsoft.org/SEN/parnas.html>



**The von Neumann model  
is the emulation of a tape machine**

Prof. C.V. Ramamoorthy,  
(UC Berkeley),  
SDPS 2006,  
San Diego, CA



**„The von Neumann syndrome“:  
coined ~ a decade later**

**Dijkstra 1968:** The Goto considered harmful    **Peter G. Neumann** 1985-2003: 216x "Inside Risks"  
(18 years inside back cover C\_ACM)


**R.H. & G. Koch 1975:** The universal Bus considered harmful    **B. Cox 1990:** Planning the Software Industrial Revolution

**Backus, 1978:** Can programming be liberated from the von Neumann style?    **L. Savain 2006:** Why Software is bad ...

**Arvind et al., 1983:** A critique of Multiprocessing the von Neumann Style

## Outline (1)

- The Power Consumption of Computing ←
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World
- The Generalisation of Software Engineering
- Conclusions



3


## Impact of the von Neumann Syndrome





Dig more coal --  
the PCs are coming  
Peter W. Huber,  
Mark P. Mills,  
05.31.99  
**Forbes**.com  
<http://www.forbes.com/forbes/1999/0531/6311070a.html>

NACHTEILE DES VON-NEUMANN-PRINZIPS  
[1989 from a student at Kaiserslautern]

never run out of energy?



4



## Power Consumption of Computers

... has become an industry-wide issue:  
incremental improvements are on track,  
but „we may ultimately need  
revolutionary new solutions“

[Horst Simon, LBNL, Berkeley]



Energy cost may overtake  
IT equipment cost  
in the near future



Current trends lead to  
unaffordable future operation  
cost of our cyber infrastructure





[Albert  
Zomaya]





## Outline (2)

- The Power Consumption of Computing
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World
- The Generalisation of Software Engineering
- Conclusions







## ICT is at an inflection point

e.g., the living room commercially more important than the comparatively small PC market.

„Future prosperity depends on network capacity, ..., efficient pricing, and flexible platforms“

Cheap Revolution:  
affordable broadband  
software performance

Broadband is significant at the inflection point, prompting major market governance changes

**Cowhey's & Aronson's Law:** massive funding needed

TRANSFORMING GLOBAL INFORMATION AND COMMUNICATION MARKETS  
THE POLITICAL ECONOMY OF INNOVATION  
Peter F. Cowhey and Jonathan D. Aronson

Senior Counselor to the U.S. Trade Representative (USTR) on strategy and negotiations.

13

## Funding major market governance changes

RUS Broadband Initiatives Program (BIP)

NTIA Broadband Technology Opportunities Program (BTOP).

other sources ?

DARPA ?

ARPA-E ?

EFRCEs ?

EU-FP7 ?

**Broadband USA**

The portal to apply for broadband funding under the American Recovery and Reinvestment Act of 2009

<http://www.broadbandusa.gov/>

hurry up !! ←

Energy Frontier Research Centers 777 bio \$

## Outline (3)

- The Power Consumption of Computing
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World
- The Generalisation of Software Engineering
- Conclusions



16

## Multicore is not new

**Dead (Super)Computer Society** [Gordon Bell, keynote, ISCA

ACRI	•DAPP	•MasPar	only 2 or 3 successes
•Alliant	•Denelcor	•Meiko	
•American Supercomputer	•Elexsi	•Multiflow	most in 1985-1995 - mainly research
•Ametek	•ETA Systems	•Myrias	
•Applied Dynamics	•Evans and Sutherland Computer	•Numerix	
•Astronautics	•Floating Point Systems	•Prisma	
•BBN	•Galaxy YH-1	•Tera	
•CDC	•Goodyear Aerospace MPP	•Thinking Machines	
•Convex	•Gould NPL	•Saxpy	
•Cray Computer	•Guiltech	•Scientific Computer	
•Cray Research	•ICL	•Systems (SCS)	
•Culler-Harris	•Intel Scientific Computers	•Soviet Supercomputers	
•Culler Scientific	•International Parallel Machines	•Supertek	
•Cydrome	•Kendall Square Research	•Supercomputer Systems	
•Dana/Ardent/ Stellar/Stardent	•Key Computer Laboratories	•Suprenum	
		•Vitesse Electronics	

**the single core sequential mind set was the winner**

# EDA: a SE issue

„Multicore computers shift the burden of Software Performance to Software Developers.“



[J. Larus: Spending Moore's Dividend; C\_ACM, May 2009]

Multicore: SE crisis tightens the EDA crisis


SE has been an EDA issue all the time  
However, EDA must become a SE issue  
SE scene hesitating: **this is our job !!**

---



 http://hartenstein.de  
© 2009, reiner@hartenstein.de  
TECHNISCHE UNIVERSITÄT KAISERSLAUTERN







17




18









## RC: Demonstrating the intensive Impact

[T. Elghazawi et al.: IEEE COMPUTER, Febr. 2008]

SGI Altix 4700 with RC 100 RASC compared to Beowulf cluster

Application	Speed-up factor	Savings		
		Power	Cost	Size
DNA and Protein sequencing	8723	779	22	253
DES breaking	28514	3439	96	1116

FPGA has a very high internal bandwidth compared to a CPUs with a few buses.

Much less equipment needed

Massively saving energy

Much less memory and bandwidth needed



## Why such Speed-up Factors?

FPGAs: much worse technology

Wiring overhead

Reconfigurability overhead

Routing congestion growing with FPGA size

→ The Reconfigurable Computing Paradox

Reason #1: the von Neumann Syndrome

Reason #2: recently more „platform FPGAs“




## Missing Taxonomy of Algorithms

missing: compare  
 GPGPU vs. FPGA  
 per application

• 12 / 50 vs. 1000 / 28500 ?

Speedup-Factor



## RC versus Multicore

**RC: speed-up often higher by orders of magnitude**      Sure !

**RC: energy-efficiency often higher: very much, or, by orders of magnitude ?**


**this is the silver bullet**      probably - recommend a study

We need both: Multicore and RC



http://hartenstein.de  
© 2009,  
reiner@hartenstein.de  
TECHNISCHE UNIVERSITÄT KAISERSLAUTERN

29



**von-Neumann-only is not the silver bullet**  
**Reconfigurable Computing is indispensable!**

## Outline (5)

- The Power Consumption of Computing
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World ←
- The Generalisation of Software Engineering
- Conclusions



**CPU-centric  
flat world**  
(Aristotelian model)

**typical programmer  
qualification:**

**sequential-only  
mind set –**

**CPU-“centric” but no  
hardware know-how**

**The  
Software-centric  
world model  
is obsolete**



## Machine Model of the Mainframe Era

Machine model	resources		sequencer		
	property	programming source	property	programming source	state register
CPU	hardwired	-	programmable	<b>Software</b> (instruction streams)	<b>program counter</b>



## Computer Machine Model of the PC Era


Machine model	resources		sequencer		
	property	programming source	property	programming source	state register
ASIC accelerator	hardwired	-	hardwired	<b>SE: no change</b>	
CPU	hardwired	-	programmable	<b>Software</b> (instruction streams)	<b>program counter</b>



*“the tail is wagging the dog”*

[ ISIS 1997  
 Austin, TX]

Application-Specific Integrated Circuit &  
 other accelerators: e.g. graphics processor



Nathan Myhrvold



**“Software” stands for extremely memory-cycle-hungry instruction streams**

**Nathan’s Law:** Software is a gas.  
It expands to fill the container it is in ...  
... until being limited by Moore’s [& Kryder’s] Law

**The von Neumann Syndrome:** overhead piles up to code sizes of **astronomic dimensions**

Dave Patterson



**Patterson’s Law:**  
**“The Memory Wall”**  
coined by Sally McKee



from earlier talks:



stolen from Bob Colwell  
<http://teachingict.inside.net>




by Software  
data meet PU

from earlier talks:

35

Thomas S. Kuhn 1969:  
The Structure of Scientific Revolutions



**Thomas S. Kuhn**

40 years SE crisis

Science does not progress continuously,  
... shortcomings in an established paradigm produces **a crisis that may lead to a revolution**

F. L. Bauer:  
„SE crisis“ coined 1968





in which the established paradigm is **overthrown** and **replaced**. ?

The von Neumann paradigm?

---

 http://hartenstein.de  
© 2009, reiner@hartenstein.de  
TECHNISCHE UNIVERSITÄT KAISERSLAUTERN



36

ACM / IEEE-CS joint taskforce

No Revolution !

ACM / IEEE-CS Curriculum recommendations

unconquerable:  
*the Fleckenstein Effect*

Fig. 1. Burg Fleckenstein im Elsaß. (11. bis 16. Jahrh. — Nach Specklin.)

„We do not want to discuss any details !!“

only end of last page (p. 108):  
„Co-processor techniques including GPU, Cell, **FPGA**, characteristics of co-processor programming methodologies

Algorithms and Complexity (p. 44): „...the parallelism topics remain listed here as elective, ...“

the role of parallelism throughout the curriculum needs to be considered.“

Computer Science Curriculum 2008: An Interim Revision of CS 2001; Dec. 2008, ACM, IEEE-CS  
<http://www.acm.org/education/curricula/ComputerScience2008.pdf>

37

Thomas S. Kuhn 1969: The Structure of Scientific Revolutions

(2) Thomas S. Kuhn

shortcomings in an established paradigm produces a crisis that may lead to a revolution

25 years EDA crisis


in which the established paradigm is **overthrown** and **replaced**. ?

is there any established paradigm in EDA?

If yes: which one is it?

http://hartenstein.de  
© 2009, reiner@hartenstein.de  
TECHNISCHE UNIVERSITÄT KAISERSLAUTERN

38



## Outline (6)

- The Power Consumption of Computing
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World
- The Generalisation of Software Engineering
- Conclusions



## From CPU to RPU Reconfigurable Processing Unit

Machine model	resources		sequencer		
	property	programming source	property	programming source	state register
<b>ASIC</b> accelerator	hardwired	-	hardwired	-	
<b>CPU</b>	hardwired	-	programmable	<b>Software</b> (instruction streams)	<b>program counter</b>
<b>RPU</b> accelerator 30:1 dominance	programmable	<b>Configware</b> (configuration code)	programmable	<b>Flowware</b> (data streams)	<b>data counters</b>

**Now accelerators are programmable** → we need 2 more program sources

---



http://hartenstein.de  
 © 2009,  
 reiner@hartenstein.de  
 TECHNISCHE UNIVERSITÄT  
 KAISERSLAUTERN



41

## 40 years Software Crisis

Thomas Kuhn is right ! ... in which the established paradigm is **overthrown and replaced.**"

[Thomas S. Kuhn 1969: The Structure of Scientific Revolutions]

However, not the von Neumann paradigm will be overthrown and replaced.

*I'm Sorry*



The CPU-centric world model of Software Engineering will be replaced - at least rel. to the CMP/EDA scene



---



http://hartenstein.de  
 © 2009,  
 reiner@hartenstein.de  
 TECHNISCHE UNIVERSITÄT  
 KAISERSLAUTERN



42



multi-threading only ?  
hopeless ? GPGPU ?  
x86 multicore ?  
FPGA ? hetero ?  
what language ? C ?  
imperative ? HDL ?  
concurrent ? OO ?  
learn'g hdw needed ?  
lean hdw qualification ?

## Which Direction ?




transactional memory ? auto-parallelizing compiler ?





we've a developing huge tool market  
very important objective: not to  
shy away undergraduate students

45

## A Multicore Submarine Model



mapping parallelism just into the time domain:  
"abstracting" away the space domain is fatal



## Our Contemporary Computer Machine Model

Machine model	resources		sequencer		
	property	programming source	property	programming source	state register
ASIC accelerator	hardwired	-	hardwired	-	
CPU	hardwired	-	programmable	Software (instruction streams)	program counter in CPU
RPU accelerator	programmable	Configware (configuration code)	programmable	Flowware (data streams)	data counters in RAM

data counters of reconfigurable address generators in **asm** (auto-sequencing) data memory blocks

**twin Paradigm Dichotomy**  
**the same language primitives!**



49

## Time to Space Mapping

Machine model	resources		sequencer		
	property	programming source	property	programming source	state register
ASIC accelerator	hardwired	-	hardwired	-	
CPU	hardwired	time to space mapping	programmable	Software (instruction streams)	program counter
RPU accelerator	programmable	Configware (configuration code)	programmable	Flowware (data streams)	data counters



loop turns  
2 pipeline

**Relativity Dichotomy**



“The biggest payoff will come from Putting Old ideas into Practice and teaching people how to apply them properly.”



50

Flowware means parallelism  
resulting from time 2 space migration

## Flowware

Generalization of the systolic array:


Any wild free form pipe networks

spiral, zigzag, more wild, fork and join,  
fully or partially bidirectional


e.g. bubble sort conversion

Flowware: scheduling data streams

Fifos, stacks, registers, register files, RAM blocks



51




## The 3 Walls

the Energy Wall,  
the Memory Wall,  
the Education Wall.


Tear down  
these walls,  
Mr. Gorbatschov


... by a Software  
Engineering Revolution  
Education

for world-wide action:  
massive funding required



52





## SE Education Revolution

Software Engineering

by simultaneous dual domain co-education:

traditional qualification in the time domain

- + lean qualification in the space domain
- = lean hardware modeling qualification at a higher level of abstraction

lean ?  
not to scare away undergraduates

→ viable methodology for dual rail education  
(only a few % curricula need to be changed)



The banner for DATE 2010 features the DATE logo with the number '10' and a starburst graphic. It includes the text 'Design, Automation & Test in Europe' and '8-12 March, 2010 - Dresden, Germany'. Below this is the subtitle 'The European Event for Electronic System Design & Test'. To the right is a photograph of the Dresden skyline at night, with four yellow stars overlaid. The number '55' is in the top right corner. A white box on the left contains the text 'Community Building Function of the DATE Friday Workshop'. To the right of the box is the heading 'Friday Workshop' in large yellow letters, followed by the date 'Friday, March 12, 2010, 08:30 - 16:30'. Below this is the word 'Education' in a smaller font. The main title 'Software Engineering Revolution using Multicore and RC (SERUM-RC)' is displayed in large yellow letters.


Community Building Function  
of the DATE Friday Workshop

**Friday Workshop**  
Friday, March 12, 2010, 08:30 - 16:30

Education

**Software Engineering Revolution  
using Multicore and RC (SERUM-RC)**

to submit, and, to join the team, contact: [reiner@hartenstein.de](mailto:reiner@hartenstein.de)  
DATE 2010, Dresden, Germany <http://www.date-conference.com>




The slide has a dark blue background. The title 'Outline (7)' is in large yellow letters at the top right. Below it is a bulleted list of seven items: 'The Power Consumption of Computing', 'The Single-Core Approach', 'The Multicore Scenario', 'The Silver Bullet?', 'A CPU-centric Flat World', 'The Generalisation of Software Engineering', and 'Conclusions'. To the right of the last item is a large white arrow pointing left. At the bottom left is a logo for 'TECHNISCHE UNIVERSITÄT KAISERSLAUTERN' with the URL 'http://hartenstein.de'. To the right are several images of computer hardware, including a circuit board, server racks, and a large server room.

**Outline (7)**

- The Power Consumption of Computing
- The Single-Core Approach
- The Multicore Scenario
- The Silver Bullet?
- A CPU-centric Flat World
- The Generalisation of Software Engineering
- Conclusions

←

http://hartenstein.de  
© 2009,  
reiner@hartenstein.de  
TECHNISCHE UNIVERSITÄT  
KAISERSLAUTERN



key issues: performance and energy consumption of programs

## Conclusions

Textbook on the way

Flowware / Configware skills are additional essential qualifications for programmers.

We need to master hetero of all 3: Singlecore, Multicore, & Reconfigurable Computing

Mead-&-Conway-dimension SE Revolution toward twin-paradigm education is urgently needed

SERUM-RC

massive long term R&D funding required like known from DARPA

The main problem to solve:


which advanced lab course tools for training this programmer community ?

hetero development tools, environments & lab courses are a cardinal problem

58



**thank you for your  
patience**



# END



## backup for discussion



# Double Dichotomy

## 1) Twin Paradigm Dichotomy

*von Neumann Machine*  
instruction stream  
(Software-Domain)

*Datastream Machine*  
data stream  
(Flowware-Domain)

## 2) Relativity Dichotomy

*time:*  
-Procedure  
(Software-Domain)

*space:*  
-Structure  
(Configware-Domain)



63

# Relativity Dichotomy

*time* → *space*

**time domain:**  
procedure domain

**2 phases:**

- 1) programming instruction streams
- 2) run time

*(time* → *time/space*)

**space domain:**

structure domain  
**3 phases:**

- 1) reconfiguration of structures



- 2) programming data streams

- 3) run time

*von Neumann Machine*      *Datastream Machine*



64



Main program:

```

*> Declarations
    goto PixMap[1,1]

4 EastScan is
step by [1,0]
endEastScan;

2 SouthScan is
step by [0,1]
endSouthScan;

3 NorthEastScan is
loop 6 times until [*,*]
step by [1,-1]
endloop
endNorthEastScan;

1 SouthWestScan is
loop 7 times until [1,*]
step by [-1,1]
endloop
endSouthWestScan;

HalfZigZag is
EastScan
loop 3 times
SouthWestScan
SouthScan
NorthEastScan
EastScan
endloop
endHalfZigZag;

```

**JPEG zigzag scan pattern**

*Flowware language example (MoPL): programming the datastream*

(an animation)

67

## CV of Reiner Hartenstein

Called\* „The father of Reconfigurable Computing“ (also pre-FPGA era)

Author of KARL\*\*, the most successful trailblazing HDL before VHDL: 85 million ECU (pre-€) European Union grant for complete EDA framework around KARL

1981: visiting professor at UC Berkeley

Back from Berkeley: founder of the German Mead-&-Conway VLSI design scene: multi university „E.I.S project“ (grant 1983: 35 million Deutschmark)

IEEE fellow, SDPS fellow, FPL fellow, and several other awards

Prof. em. TU Kaiserslautern, all degrees from Karlsruhe Institute of Technology

---

\* by Viktor Prasanna, as session chair at IPDPS 2004

\*\*) R. Hartenstein: The History of KARL and ABL; in: J. Mermet (ed.): Fundamentals and Standards in Hardware Description Languages; ISBN 0-7923-2513-4, Kluwer\*, September 1993.  
 also see: [http://xputers.informatik.uni-kl.de/karl/karl\\_history\\_fbi.html](http://xputers.informatik.uni-kl.de/karl/karl_history_fbi.html) \*) now: Springer Verlag

  
<http://hartenstein.de>  
 reiner@hartenstein.de

68