

## Thermal Modeling and Active Cooling for 3D MPSoCs

Prof. David Atienza, Embedded Systems Laboratory (ESL), EE Institute, Faculty of Engineering



© ESL/EPFL 2009

MPSoC 09, 2-7 August 2009 (Savannah, Georgia, USA)













#### ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

# 3D Thermal Model with Liquid Cooling

- 3D stack modeled as iterative process
  - Each tier and liquid cooling flow
- Flexible set of layers in 3D stack, extendible
  - 3D stack (up to 9 tiers)
  - Pre-defined layers:
    - Silicon, metal (10 layers), glue, overmold, interposer, bump
- 5-Tier validation stack manufactured at EPFL:







#### 3D Thermal Model with Liquid Cooling: Correlation with 5-Tier 3D Stack



© ESL/EPFL 2009



#### 3D Thermal Model with Liquid Cooling: **Correlation with 5-Tier 3D Stack**



3D Chip, EPFL, Layer 3 characterization Blue Curve: 3D current -heat model for D8 Pink curve: Heater current measured in D8 32 Sensor Voltage (mV) 31 Dev8 30 D7HD8S 29 28 27

#### Variations of less than 1.5% between 3D stack measurements and new 3D thermal model

26 25 24















### Key References and Bibliography

- Thermal modeling and FPGA-based emulation
  - "HW-SW Emulation Framework for Temperature-Aware Design in MPSoCs", David Atienza, et al. ACM Trans. on Design Automation for Embedded Systems (TODAES), Vol. 12, Nr. 3, pp. 1–26, August 2007.
  - "Emulation-Based Transient Thermal Modeling of 2D/3D Systems-on-Chip with Active Cooling", David Atienza, Proc. of the 15<sup>th</sup> IEEE International Workshop on Thermal Investigations of ICs and Systems (THERMINIC '09), Belgium, October, 2009.
- Thermal management for 3D MPSoCs
  - "Dynamic Thermal Management in 3D Multicore Architectures", Ayse K. Coskun, et al., Proc. of Design, Automation and Test in Europe (DATE '09), France, April 2009.
  - "Modeling and Dynamic Management of 3D Multicore Systems with Liquid Cooling", Ayse K. Coskun, et al., *Proc. of 17<sup>th</sup> Annual IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC '09)*, Brazil, October 2009.
  - "Through Silicon Via-Based Grid for Thermal Control in 3D Chips", Jose L. Ayala, et al., Proc. of the 4<sup>th</sup> International ICST Conference on Nano-Networks (Nano-Net '09), Switzerland, October 2009.



