






memory controlle	r objectives	6		
 real-time (RT): maximise guarante minimise guarantee 				
 non real-time (NRT): minimise average la maximise average la 				
 soft real-time (SRT), or mix of RT & NRT first, guarantee <i>enough</i> bandwidth (for (S)RT) and then, minimise average latency (for SRT or NRT) 				
© Kees Goossens Electronic Systems	MPSOC 2011-07-06	TU/e Technische Universiteit Eindhoven University of Technology		















































fu	ture work is part of		25
	T-CREST: Time-predictable Multi-Cor "make the worst case fast		-
1. 2. 3. 4. 5. 6. 7. 8.	The Open Group Technical University of Denmark AbsInt Angewandte Informatik Gmb Vienna University of Technology Eindhoven University of Technology University of York GMV Intecs S.p.A.		
	Goossens nic Systems	MPSOC 2011-07-06	TU/e Technische Universiteit Eindhoven University of Technology

Predator: RT DDR memory controllers; out Sep'11						
Memory Controllers for Real-Time Embedded Systems						
	Memory Controllers for Systems	or Real-Time En	nbedded			
11.2.1	volume 2					
1111	Akesson, Benny, Goossens, Kees					
10.	1st Edition., 2011, XVIII, 222 p. 95 illus.					
	Tat Editori, 2011, XVIII, 222 p. 30 liua.					
	Hardcover, ISBN 978-1-4419-8206-3					
	Due: September 28, 2011	approx. 99,95 €	▶∰]▶⊨			
 Verification of real-time requirements in systems-on-chip becomes more complex as more applications are integrated. Predictable and composable systems can manage the increasing complexity using formal verification and simulation. This book explains the concepts of predictability and composability and shows how to apply them to the design and analysis of a memory controller, which is a key component in any real-time system. This book is generally intended for readers interested in Systems-on-Chips with real-time applications. It is especially well-suited for readers looking to use SDRAM memories in systems with hard or firm real-time requirements. There is a strong focus on real-time concepts, such as predictability and composability, as well as a brief discussion about memory controller architectures for high-performance computing. 						
 Readers will learn step-by-step how to go from an unpredictable SDRAM memory, offering highly variable bandwidth and latency, to a predictable and composable shared memory, providing guaranteed bandwidth and latency to isolated applications. This journey covers concepts for making memories and arbiters behave in a predictable and composable manner, as well as architecture descriptions of hardware blocks that implement the concepts. 						
http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4419-8206-3						
© Kees Goossens Electronic Systems	MPSOC 2011-07-06	τι	Technische Universiteit Eindhoven University of Technology			



