

Efficient real-time SDRAM performance


Kees Goossens
with Benny Akesson, Sven Goossens, Karthik Chandrasekar, Manil Dev Gomony, Tim Kouters, and others

TU/e Technische Universiteit Eindhoven University of Technology
Where innovation starts

Kees Goossens <k.g.w.goossens@tue.nl>
Electronic Systems Group
Electrical Engineering Faculty



DDR architecture



The diagram illustrates the DDR architecture. An 'address' input is shown as a large orange arrow pointing to a vertical bar. From this bar, three smaller orange arrows labeled 'bank', 'row', and 'column' point to different parts of a memory array. The 'bank' arrow points to a stack of blue rectangular planes. The 'row' arrow points to a specific row within the array. The 'column' arrow points to a specific column within the array. A red double-headed arrow indicates data flow between the array and a horizontal bar below it, which is also connected to another red double-headed arrow pointing downwards.

© Kees Goossens
Electronic Systems


MPSOC
2011-07-06

TU/e Technische Universiteit Eindhoven University of Technology

DDR architecture

2

- can read & write only to **open** rows



© Kees Goossens
Electronic Systems

MPSOC
2011-07-06


TU/e Technische Universiteit
Eindhoven
University of Technology

access time

all data for DDR3-800, x16, BC=1, BI=4, 64B data accesses;
faster, wider memories fare worse

4

- depends on **address locality**
 - bank: can be kept open simultaneously
 - row
 - column
- worst case:
 - no locality → precharge, activate, R/W for every access
 - bandwidth is at most **16%** of maximum



© Kees Goossens
Electronic Systems


MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

access time

5

- depends on **address locality**
 - bank: can be kept open simultaneously
 - row
 - column
- worst case:
 - no locality → precharge, activate, R/W for every access
 - bandwidth is at most **16%** of maximum
- best case:
 - maximum locality → precharge, activate, R/W, R/W, ...
 - **98%** bandwidth
- real case:
 - aim for 75% (and dropping)



The diagram shows a memory array represented as a grid. Two red curved arrows labeled 'act' and 'pre' point to the left and right sides of the array, respectively. Below the array, a red double-headed arrow labeled 'read/write' points up and down. A red arrow also points from the array down to a trapezoidal shape below it.

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

memory controller objectives

6

- real-time (RT):
 - maximise guaranteed bandwidth [and/or]
 - minimise guaranteed latency
- non real-time (NRT):
 - minimise average latency [and/or]
 - maximise average bandwidth
- soft real-time (SRT), or mix of RT & NRT
 - first, guarantee *enough* bandwidth (for (S)RT)
 - and then, minimise average latency (for SRT or NRT)

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

common memory controller policies


7

- **close page**
 - activate, read/write, pre-charge
 - leave the memory in a known state for the next request
 - row access: 37 cycles, 16 of which are data (BC=1, BI=4, write)
 - good when locality is low, or when it **cannot be assumed**
- **open page**
 - pre-charge & activate when necessary, read/write
 - leave current page open
 - row miss: 15 cycles (BC=1, BI=4, write)
 - row hit: 4 cycles
 - good when locality is high (>1.14 hits for every miss)

access time & mapping

[assume continuous memory map]

8



(N)RT memory controller strategies

9

NRT dyn. controller

NRT assume & optimise for locality

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

(N)RT memory controller strategies

10

static memory controller

RT cannot assume locality

NRT dyn. controller

NRT assume & optimise for locality

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

(N)RT memory controller strategies

11

static memory controller	Predator	conservative open page	speculative open page	NRT+RT dyn. ctrl.	NRT dyn. controller
--------------------------	----------	------------------------	-----------------------	-------------------	---------------------

RT cannot assume locality

NRT assume & optimise for locality

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit Eindhoven
University of Technology

(N)RT memory controller strategies

12

static memory controller	Predator	conservative open page	speculative open page	NRT+RT dyn. ctrl.	NRT dyn. controller
--------------------------	----------	------------------------	-----------------------	-------------------	---------------------

RT cannot assume locality

NRT assume & optimise for locality

close page

open page

static scheduler

dynamic scheduler

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit Eindhoven
University of Technology

(N)RT memory controller strategies

13

static memory controller	Predator	conservative open page	speculative open page	NRT+RT dyn. ctrl.	NRT dyn. controller
--------------------------	----------	------------------------	-----------------------	-------------------	---------------------

static scheduler	dynamic scheduler	
small burst count	var. burst count	small burst count
many bank interleaving	fewer bank interleaving	

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

Technische Universiteit
Eindhoven
University of Technology

(N)RT memory controller strategies

14

raw memory efficiency

Strategy	max RT guar.	BC RT+NRT
Predator close page	62.55	80
conservative open page	62.55	98.1
speculative open page	50	98.1
NRT+RT open page	15.8	98.1
NRT open page	0	98.1

maximum total (RT+NRT) bandwidth (as % of raw)

theoretical maximum, reaching this % is unlikely



maximum guaranteeable bandwidth



© Kees Goossens
Electronic Systems



this one is illustrative only; the remainder are based on an accurate analytical model



MPSOC
2011-07-06

Technische Universiteit
Eindhoven
University of Technology









conclusions

24

- building RT or NRT memory controllers is fun
- but building **RT+NRT** memory controller requires more trade offs:
 - guaranteed – average
 - bandwidth – latency – power
- burst count, bank interleaving, command patterns, open/close page, static/dynamic (non)-work-conservative scheduling, etc.
- key is to **trade RT efficiency for better NRT locality**
- this is possible when traffic is a mix of RT and NRT
- “just” bolting on RT on a NRT controller is very limited (16%)
- higher RT guarantees require restriction on access patterns

future work is part of

25

- T-CREST:
Time-predictable Multi-Core Architecture for Embedded Systems
- “make the worst case fast and the whole system easy to analyse”
 1. The Open Group
 2. Technical University of Denmark
 3. AbsInt Angewandte Informatik GmbH
 4. Vienna University of Technology
 5. Eindhoven University of Technology
 6. University of York
 7. GMV
 8. Intecs S.p.A.

Predator: RT DDR memory controllers; out Sep'11

26

- Memory Controllers for Real-Time Embedded Systems



Memory Controllers for Real-Time Embedded Systems

Predictable and Composable Real-Time Systems
Series: » Embedded Systems, Tentative volume 2

Akesson, Benny, Goossens, Kees

1st Edition., 2011, XVIII, 222 p. 95 illus.

Hardcover, ISBN 978-1-4419-8206-3
Due: September 28, 2011

approx. 99,95 €

- Verification of real-time requirements in systems-on-chip becomes more complex as more applications are integrated. Predictable and composable systems can manage the increasing complexity using formal verification and simulation. This book explains the concepts of predictability and composability and shows how to apply them to the design and analysis of a memory controller, which is a key component in any real-time system.
- This book is generally intended for readers interested in Systems-on-Chips with real-time applications. It is especially well-suited for readers looking to use SDRAM memories in systems with hard or firm real-time requirements. There is a strong focus on real-time concepts, such as predictability and composability, as well as a brief discussion about memory controller architectures for high-performance computing.
- Readers will learn step-by-step how to go from an unpredictable SDRAM memory, offering highly variable bandwidth and latency, to a predictable and composable shared memory, providing guaranteed bandwidth and latency to isolated applications. This journey covers concepts for making memories and arbiters behave in a predictable and composable manner, as well as architecture descriptions of hardware blocks that implement the concepts.

<http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4419-8206-3>

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

Æthereal: RT interconnect

27

- On-chip-interconnect with aelite: Composable and Predictable Systems



On-Chip Interconnect with aelite

Composable and Predictable Systems

Series: » Embedded Systems

Hansson, Andreas, Goossens, Kees

1st Edition., 2010, X, 250 p. 200 illus., 100 in color., Hardcover
ISBN: 978-1-4419-6496-0

Due: November 29, 2010

- Embedded systems are comprised of components integrated on a single circuit, a System on Chip (SoC). One of the critical elements of such an SoC, and the focus of this work, is the on-chip interconnect that enables different components to communicate with each other. The book provides a comprehensive description and implementation methodology for the Philips/NXP Æthereal/aelite Network-on-Chip (NoC). The presentation offers a systems perspective, starting from the system requirements and deriving and describing the resulting hardware architectures, embedded software, and accompanying design flow. Readers get an in depth view of the interconnect requirements, not centered only on performance and scalability, but also the multi-faceted, application-driven requirements, in particular composability and predictability. The book shows how these qualitative requirements are implemented in a state-of-the-art on-chip interconnect, and presents the realistic, quantitative costs. •Uses real-world illustrations extensively, in the form of case studies and examples that communicate the power of the methods presented; •Uses one consistent, running example throughout the book. This example is introduced in the introductory chapter and supports the presentation throughout the work, with additional details given in each chapter; •Content has both breadth (architecture, resource allocation, hardware/software instantiation, formal verification) and depth (block-level architecture description, allocation algorithms, complete run-time APIs, detailed formal models, complete case studies mapped to FPGAs); •Includes numerous case studies, e.g. a JPEG decoder, set-top box and digital radio design.

<http://www.springer.com/engineering/circuits+%26+systems/book/978-1-4419-6496-0>

© Kees Goossens
Electronic Systems

MPSOC
2011-07-06

TU/e Technische Universiteit
Eindhoven
University of Technology

end

28

for further information
Kees Goossens <k.g.w.goossens@tue.nl>
Electronic Systems Group
Electrical Engineering Faculty