



Integrated Nanophotonics Technology Toward fJ/bit Optical Communication in a Chip

Akihiko Shinya NTT Nanophotonics Center NTT Basic Research Laboratories

MPSoC'14, Margaux, France

Copyright©2014 NTT corp. All Rights Reserved.

Outline



Introduction

Limitation of E-Interconnect Photonic network into a chip Integrated Nanophotonics Photonic crystal

Conclusion



Outline



Introduction

Limitation of E-Interconnect Photonic network into a chip Integrated Nanophotonics Photonic crystal Conclusion



Era of Many-core Systems



- Need for explosive computational power
 - Scientific applications
 - Weather prediction, earthquake forecast
 - Bioinformatics, molecular dynamics, computational chemistry
 - Consumer electronics
 Graphics, animation, games









How to keep up with demands on computational power: Increase number of cores (parallelism) Interconnection of the cores!



Outline



Introduction

Limitation of E-Interconnect

Photonic network into a chip

Integrated Nanophotonics

Photonic crystal

Conclusion



Recent Trend in Chips



Spaghetti-wiring on chip

http://www.itrs.net/Links/2007ITRS/2007_Chapters/2007_Interconnect.pdf



Electric wiring consumes half of CPU power

O NTT

Limitation of Metal Wire-line

80-Core NoC CMOS (2007)

ISSCC 2007 / SESSION 5 / MICROPROCESSORS / 5.2



Router consumes 28% of CPU power

Limitations of Traditional NoC

Limitations of Traditional NoC





- R: Router
- NI: Network interface
- TX : Transmitter
- RX:Receiver





Multihop wireline communication - receive, buffer and retransmit every bit at every switch

High latency and energy dissipation

7

Limitation of Metal Wire-line



1) Limited BW per volume (RC delay)



Limitation of E-Interconnect



The most power is lost during the electric communication. Electronics is not good at high bit/s communication.



Outline



Introduction

Limitation of E-Interconnect

Photonic network into a chip

Integrated Nanophotonics Photonic crystal Conclusion



More sophisticated photonic network





Why photonics?



Signal attenuation BW does not scale with wire length. BW can be enhanced by WDM.

Non-WDM: O-I > E-I when L > 2 mm @ 10 GHz100 λ -WDM: O-I > E-I when L> 20 μ m @10 GHz

optical pulse

ħω

2) No energy cost for transfer (no charging energy)



A photon can generate ≈ 1 volt (via photo-electric effect), which is NOT bound by the light intensity (= number of photons).

Energy of propagating photons (U_p) needs to be dissipated, but U is bound only at $\hbar\omega$.

transistor



transistor

LD

prefix

micro

nano

pico

atto

zepto

 $U_n = \hbar \omega \approx 0.1 \text{ aJ}$

femto



value

10⁻⁶

10⁻⁹

10⁻¹²

10-15

10-18

10-21

Energy cost for Data transmission						
	Limitation					
	Detector limit (PIN)	Least number of photons 10 ⁴	1 fJ	femt = 10 ⁻¹⁵		
	(APD)	10 ³	100 aJ			
	(+ optical amp.)	10 ²	10 aJ			
	Poissonian limit (perfect detector)	21 @ BER=10 ⁻⁹	3 aJ	atto = 10 ⁻¹⁸		
	Single photon limit	Energy of single photon $E_{photon} = \hbar \omega$	130 zJ			
	Ultimate limit	Entropy of 1 bit E _{min} = In2 kT	3 zJ	zepto = 10 ⁻²¹		





Photonic data transmission energy is extremely small. Photonics is good at broadband communication.

ELECTRONICS

- Every single bit is buffered received and retransmitted at every switch (Limitation of Traditional NoC)
- Power dissipation is BW & Length dependent

(Limitation of Metal wire-line)

PHOTONICS



- Data streams once.
 No retransmit.
- Nearly free power dissipation Broad band.

TX : Transmitter RX : Receiver



Outline



Introduction Limitation of E-Interconnect

Photonic network into a chip

Integrated Nanophotonics

Photonic crystal

Conclusion



Evolution of Photonics







Major Problems in Photonic Integration



1. Assembly cost

Established.

2. Fabrication cost

Being explored by Si photonics.

3. Low energy cost for data transmission

Becoming a significant issue...., but how much should we reduce?

4. Larger scale & higher density

Do we really need large-scale photonics?



Energy Cost for Information Processing



Miller, Proc. IEEE (2009).

Tucker, IEEE Photonics Journal (2011).

Innovative R&D by NT

Small transmission energy, but high processing energy



Available Energy/Bit (fJ)







What technology should we use?

Innovative B&D by NT3

We will need integratable nanophotonic devices with *ultralow power consumption* Energy cost: ≈ fJ/bit Footprint: ≈10 µm²

Available technologies

Issues to be met

Silica PLC InP-based PIC Si-photonics Photonic crystal Plasmonics Nanophotonics

- 1. Footprint: μm²
- 2. Energy consumption: fJ/bit
- 3. Loss: 2dB/cm
- 4. Integratability: Yes
- 5. NoC management: Maybe
- 6. Cost: Maybe



Outline



Introduction

Limitation of E-Interconnect Photonic network into a chip Integrated Nanophotonics Photonic crystal

Conclusion



Photonic Crystal



Photonic crystal An artificial dielectric made by using nanotechnology



What is photonic crystal?



Natural Photonic Crystal

Butterfly



Artificial Photonic Crystal

Photonic crystal on Si wafer

121705 15KV

Xiook 300nm





Analogy between Electronic and Photonic Crystal



Electronic crystal	Photonic crystal
Image: height of the second	Period ~ 100 nm = optical wavelength
 Various electrical properties Conductor Semi conductor Insulator 	 New optical properties Optical insulator Slow light Negative refraction

2D Photonic Crystal





Why photonic crystal?







Q/V Scaling in Photonic Devices $ignal \\ control \\ con$

Switching energy

$$U_{sw} = \frac{\varepsilon_0 \varepsilon n}{2n_2} \frac{V_{cav}}{Q}$$

Power consumption of optical memory

$$P_{bias} = \frac{\varepsilon_0 \varepsilon n\omega}{2n_2} \frac{V_{cav}}{Q^2}$$

Threshold current of laser

$$I_{th} \approx \frac{e}{\tau_c} \left(\frac{\omega V}{g' Q} + N_0 V_c \right)$$

Driving current of modulator

$$I_{\rm mod} \approx \frac{en}{\sigma \tau_c} \frac{V}{Q}$$





Elementary Building Blocks







Passive devices







Low-loss Optical Waveguides







Ultrahigh-Q Nanocavity







Ultrasmall High-Q Cavities





Compact Multichannel Drop Filter





Demonstration of compact WDM filter on a chip

Shinya et al. Opt. Express (2006)



Photonic Integrations





Monolithically Integrated Link





Ultralow-threshold Laser







Energy Cost vs. Active Volume







Bit Error Rate Measurement



w/o 50- Ω termination & optical amplifier



High-responsivity Detector







Comparison of Ultra-small PDs





Best candidate for small junction capacitance, efficient, and fast PD → capability of receiver-less configuration Copyright©2014 NTT corp. All Rights Reserved. 42

All-optical Optical RAM Toward One-chip Photonic Router





Multiple MUX/DEMUXes increase power

Large Energy is consumed at

- E-O/O-E conversion
- Electrical MUX/DEMUX
- Electrical switching

One-chip photonic router



No need of E-O/O-E conversion Effective in DMUX/MUX/switching Less energy cost for signal transmission Use of WDM to expand the bandwidth

All-optical RAM System





This work is supported by NICT



Ultralow-power All-optical Bit Memory







All-optical Memories: Comparison



		Area (µr	n²)	Power (mW)	P x Area (mW μm²)
	MMI-BLD Takenaka, <i>PTL</i> 17 , 968, (2005)	Vide 1 Vide 1 Vise vise vise vise vise vise vise vise v	7000	~ 100 (160 mA)	~10 ⁶
Laser 🖌	Ring laser Liu, <i>Nature photon.</i> 4 , 182, (2010)	Turnel Quantum Junction Quantum BCB BCB Total BCB Comment BCB Comm	45	~6 (3.5 mA)	~10 ²
	VCSEL Mori, <i>APL</i> 88 , 101102 (2006)	PUBR Pelectrode	20	~ 1 (7 mA)	~10 ¹
⊃hC ∫	PhC nanolaser Chen, <i>Opt. Exp.</i> 19 , 3387 (2011)		~10	0.025	~10 ⁻¹
cavity	PhC nanocavity w/ nonlinearity		~10	0.00003 This work	~10 ⁻⁴

1-Mbit memory Power: 30 mW Size: Order of mm.



Integration Schemes for o-RAMs





) NTT

SPC: Serial-to-parallel converter PSC: Parallel-to-serial converter

4-bit Memory Parallel Integration for o-RAM



First demonstration of integrated o-RAM

Nozaki et al. Nature Photon. 6 248 (2012)

Innovative B&D by MT



Fiber module equipped with o-RAM chip used for experiment

Sharing the same operation wavelength



40-Gbps Random Access Operation











Other devices





Adiabatic Mode Connector for Fiber Coupling



Innovative R&D by NT

Large-scale array of coupled-nanocavities



On-chip quantum buffer

Innovative R&D by NT



Takesue et al. Nature Commun. (2013)

Ultralow-energy All-optical Switch





< 10 μW @ 10 Gbps









Limitation of E-Interconnect

The most power is lost during the electric communication Electronics is not good at high bit/s communication

Photonic network into a chip

Photonic data transmission energy is extremely smalls Photonics is good at broadband communication.

Integrated Nanophotonics

We will need integratable nanophotonic devices

with *ultralow power consumption*

Energy cost: ≈ fJ/bit

Footprint: $\approx 10 \ \mu m^2$



Summary



PhC integration technology is rapidly progressing.

Device		Key technology
Switch	Low switching energy: 420 – 660 [aJ] Fast switching speed: 20~35 [ps]	H0 nanocavity Input Pump Signal Line defect waveguide Photonic crystal airholes
Memory	Low threshold power: < 30 nW	BH cavity
O-RAM	4-bit spatial addressing32-bit wavelength addressing	
Laser	Low threshold: 4.8uA Low energy cost: 5.5f J/bit	PIN junction
Detector	High Responsivity : 0.7-1.0 A/W, Small capacitance: possibly of < fF	
Link	Low energy cost (LD) = 28.5 fJ/bit	

