

Reliable and Predictable MPSoC for Critical Embedded Systems

Arnaud Grasset - arnaud.grasset@thalesgroup.com



Multi-processor SoC for Critical Embedded Systems

- ♦ To fulfil **7** performance requirements and support **7** functionalities
- But high dependability requirements and hard real-time systems



 The shift to multi-core processors involves a re-examination of system development methods





Trends of Mission & Safety-Critical Embedded Systems

High Performance and Dependability in the Multi-Core Era

Insights on Future Computing Platforms for Critical ES

Conclusions



his document is not to be reproduced, modified, adapted, publish hales©THALES 2013 All rights reserved trtp version 7.1.0

Mission critical and safety critical systems



Strong requirements on performance, power, etc.





Diversity of applications, environments and severity levels

5 /



THALES

The example of cockpit evolution



Performance growing needs for improved safety and maintenance! (growing automation, anti-collision systems, improvement of passengers comfort ...)



THALES

:/L0/60

g €

Mission Critical Systems: high-perf. requirements



Long lifetimes and relatively low market volume



And also management of component obsolescence



THALE

09/07/2014

Modular platforms running multiple independent applications

 Higher levels of integration for size, weight and power reduction (fuel savings, simplified maintenance, ...)



e.g. IMA (Integrated Modular Avionics) for civil aircrafts (ARINC 653), AUTOSAR for automotive, IMA for Space (IMA-SP), ...

Composability and incremental certification



9 /

Trends of Mission & Safety-Critical Embedded Systems

High Performance and Dependability in the Multi-Core Era

Insights on Future Computing Platforms for Critical ES

Conclusions



his document is not to be reproduced, modified, adapted, publish hales©THALES 2013 All rights reserved trtp version 7.1.0

Temporal behavior as important as logical function in ES

Absolute guarantees on the timing (DO-178B)

11 /



Shift to multi-core architectures



Measurement of runtime variability



Safety margins to guarantee proper operating are no longer sustainable

0

Technology scaling brings new challenges!

New technological process and process variability



- New technologies: FD-SOI, FinFET, 3D integration, ...
- Extensive process variations
- Infant mortality and intermittent faults

Increased susceptibility to environment



Energetic charged particle

- Soft errors (SEU, MBU), **EMC** increased sensitivity
- Transient faults

Increased aging of devices



[IAlam, 2007]

Early wear-out effects: BTI, TDDB, HCI, electromigration, ...

Permanent faults

Reduced lifetime/reliability of electronic components with the shrinking technology size

Harsh environmental conditions

- Extreme conditions of space environment
- High vibrations
- High level of radiations
- High temperature
- 24/7 ON time

Stringent dependability requirements



High reliability

- Failure rate as low as 10⁻⁹ failure per hour
- Critical ES life expectancy far exceeds that of their components lifetime
- Revision of qualification procedures



15 /

Critical safety = predictability + reliability (timing and behavior)

Timing predictability of error detection & recovery mechanisms (checkpointing, roll back, etc...)?

Significant impact of hard faults in prediction structures and caches on performance

Guarantees on temporal and spatial isolation still valid in presence of faults



Trends of Mission & Safety-Critical Embedded Systems

High Performance and Dependability in the Multi-Core Era

Insights on Future Computing Platforms for Critical ES

Conclusions



his document is not to be reproduced, modified, adapted, publish hales ©THALES 2013 All rights reserved trtp version 7.1.0

 Challenge for future technologies: building "dependable" systems on top of unreliable components

- which will degrade and even fail during normal lifetime of the chip
- while providing guarantees on reliability, timing ...



Enabling COTS to mission critical



• Lightweight Mission Critical enablers for COTS Architecture:

- Monitor the system at various level (bandwidth, workload, temperature) to measure health and behavior
- Know the application requirements
- Control and adapt the behavior through **Knobs** (clock gating, migration) to tune the system to match the application requirements
- Driven by QoS Engine to enforce application requirements

THALE

09/07/2014

Service Level Agreement between the application and the OS



- Exploiting the homogeneity of the PEs, a single spare element can replace any faulty PE avoiding Dual or Triple Modular Redundancy.
- By-Pass links allow the interconnection network to skip the faulty PEs replaced by the spare PEs



modified, adapted, publ ved trtp version 7.1.0

nis document is not to be reprodinales©THALES 2013 All rights

Experimental results: area overhead



- The Built-In-Self-Test (BIST) scheme requires a 9.8% of area overhead with respect to the baseline tile
- The fault-tolerant tile is able to integrate BIST, reconfiguration schemes and spare PE with a 25% of total area overhead

THALES

Cross-layer Early Reliability Estimation





The CLERECO FP7 Collaboration Project

• http://www.clereco.eu

Cross-layer estimation:

- Reliability is evaluated at system level
- Considering the hardware structure as well as the software stack (application, OS, ...)
- Standard reliability evaluation approaches: massive and time-consuming simulations and/or fault injection campaigns



Cross-layer Early Reliability Estimation

 EARLY: reliability evaluation performed in every phase of the design cycle even when only high-level specifications are available

- Reduction of area and design effort (dedicated to reliability)
- Reduction of performance and energy lost for reliability



09/07/2014

Trends of Mission & Safety-Critical Embedded Systems

High Performance and Dependability in the Multi-Core Era

Insights on Future Computing Platforms for Critical ES

Conclusions



his document is not to be reproduced, modified, adapted, publish hales©THALES 2013 All rights reserved trtp version 7.1.0

Conclusions

is document is r ales ©THALES

HAL



26



THALES

09/07/2014