





















		HyPER Optimization						
VivadoHLS	Characterize	basic	: build	ing blo	ocks			
	Building Blocks	LUI	FF	BRAM	DSF	P ns/val.	Static optimization (II P):	
High-Level Synthesis	Increment Generator: Mersenne Twister ICDF Antithetic Core	301 451 225	1 323 1 592 3 258		010	-	Optimized architecture for each level	
	Path Generators: Single-Level Kernel Multilevel Kernel	4 153 5 607	3 4241 7 5326	266	38 43	_	\mathcal{H}_1 \mathcal{H}_2 \mathcal{H}_3	
	Payoff Features F _i : Barrier	180	0 158	8 0	0	-		
	Payoff h: Call/Put	440	396	6 0	2	6		
	Feature Serializer k×1 Exponential Multilevel Difference Statistics II-1	30k+65 900 2 372 2 170	5 65k+45 384 $2 355$ 1615		0 7 2 9	$250 \\ 5 \\ 6$		
	Statistics II=2	1 454	1 1164	2	6	3		
	Com. Interface Ψ FPGA \rightarrow CPU	LUT	FF	BRAM	Ban in	dwidth MB/s	\downarrow	
	Config-Bus 1×k Streaming-Fifo DMA-Core	30k+50 654 1 864	2k+40 4 611 4 3 122	0 4 4		< 1 20 350	Bitstreams	
	Hybrid Chin F	LUT	FF F	RAM	DSP	ARM		
	Xilinx Zynq 7020 Synthesis weight α	53 200 0.8	106 400 0.5	280 1	220 1	2 cores		
							Reconfigure at runtime	







