































































## **Related Publications** Y. Wang, S. D. Cotofana, L. Fang, Analysis of the Impact of Spatial and Temporal Variation on the Stability of SRAM Arrays and Mitigation Technique Using Independent-Gate Devices, JPDC, 2013 N. Cucu Laurenciu, S.D. Cotofana, A Nonlinear Degradation Path Dependent End-of-Life Estimation Framework from Noisy Observations, Microelectronics Reliability, 2013 D. N. Cucu Laurenciu, Y. Wang, S. D. Cotofana, A Direct Measurement Scheme of Amalgamated Aging Effects with Novel On-Chip Sensor, VLSI-SoC, 2013 N. Cucu Laurenciu, S.D. Cotofana, Critical Transistors Nexus Based Circuit-Level Aging Assessment and Prediction, JPDC, 2013 Y. Wang, S. D. Cotofana, L. Fang, Lifetime Reliability Assessment with Aging Information from Low-Level Sensors, GLSVLSI, 201 Y. Wang, M. Enachescu, S. D. Cotofana, L. Fang, Variation Tolerant On-Chip Degradation Sensors for Dynamic Reliability Management Systems, Microelectronics Reliability, 2012 N. Cucu Laurenciu, S.D. Cotofana, Context Aware Slope Based Transistor-Level Aging Model, Microelectronics Reliability, 2012 □ N. Cucu Laurenciu, S.D. Cotofana, A Markovian, Variation-Aware Circuit-Level Aging Model, NANOARCH, 2012 Y. Wang, S. D. Cotofana, L. Fang, Statistical Reliability Analysis of NBTI Impact on FinFET SRAMs and Mitigation Technique Using Independent-Gate Devices, NANOARCH, 2012 Y. Wang, S. D. Cotofana, L. Fang, A Unified Aging Model of NBTI and HCI Degradation towards Lifetime Reliability Management for Nanoscale MOSFET Circuits, *NANOARCH*, 2011 □ Y. Wang, S. D. Cotofana, L. Fang, A Novel Virtual Age Reliability Model for Time-to-Failure Page - 33 Prediction, IIRW, 2010