
In the Days of IoT Dealing with Software Parallelization for Heterogeneous Multicore Architectures

Yankin Tanurhan Vice President R&D, Solutions Group

MPSoC, July 2014






There will be 25 billion devices connected to the Internet by 2015 and 50 billion by 2020.

Source: Cisco Systems Report: The Internet of Things - How the Next Evolution of the Internet Is Changing Everything.



Source: Cisco Global Cloud Index (Oct 2013), Cisco Virtual Networking Index (May 2013), Wikipedia, BBC Future (Jun 2013)





Source: QMEE, PC Mag.com, Go-Gulf.com, Business Insider, MailOnline.com, 4MAT, Intel (Jul 2013)

© 2014 Synopsys, Inc. All rights reserved.




IMPACTING EVERYONE, EVERYTHING, EVERYWHERE, EVERY DAY

Source: Cisco Virtual Networking Index (Feb 2014), Wikipedia, BBC Future (Jun 2013)

© 2014 Synopsys, Inc. All rights reserved.

Internet of Things (IoT) – Fragmentation






Expect Many Types of Things; Highly **Fragmented Market**

By 2017, 50% of Internet of Things solutions will originate in startups less than three years old.

- Expect 10 billion shipments in 2020
- Many smart versions of existing product markets
- Key challenge: where to focus?



* Preliminary, September 2013

© 2014 Synopsys, Inc. All rights reserved. 7


Accelerating

SVIUPSYS Innovation

Complementary All-SoC OfferingProcessor IPPhysical/Digital IP

ASIPs

SYNOPSYS[®] Accelerating Innovation




Digital IP

Physical IP

Customer Design

Application Specific Processors (ASIP) Optimizing for Specific Applications



"No MPSoC Design Without Tools"

Tools at IP level (ASIP cores)

- Architectural exploration
- SDK generation: C compiler, ISS, debugger...
- RTL generation

\rightarrow **IP Designer**

• Tools at IP subsystem level (multi-core) ← This presentation

- Code parallelisation
- Communication and synchronization
- Multi-core platform generation

\rightarrow **MP Designer**


When is MP Designer Used?

- When the application is coded in sequential C code (for singlecore execution), but parallelism must be introduced to improve performance or power
 - Targeting "multi-core" (\leq 10 cores) rather than "many-core" (e.g. ~100 cores)
 - Many-core is better served by languages with parallelism support, e.g. OpenCL
 - Application must allow for static parallelization (i.e. decided at design time)
 - Application must benefit from task-level parallelism (e.g. pipelined execution of tasks) and/or data-level parallelism* (parallelize loop iterations)
- Exploration is needed to achieve efficient load-balancing and low communication cost
- Option for specializing the individual core architectures
 - Bring IP Designer (ASIP design tool) in the loop
 - May result in heterogeneous multi-core architecture
- Option for generating a custom communication fabric
 - Using point-to-point connections

* Next release



MP Designer Tool-Suite



User-Guided Parallelization

```
int main(int argc, char *argv[]) {
  init all();
  parsection: {
    jpg open: {
      jpg fopen (JPG filename);
      writeword (0xFFD8); //SOI
      write APPOinfo();
    main encoder(&in img);
    ipg close: {
      writeword(0xFFD9); //EOI
      jpg fclose();
  free(in img.RGB buffer);
  return \overline{0}:
void main encoder(struct image* img) {
  vlc init: { DCY=0;DCCb=0;DCCr=0; }
  for (vpos=0..height) {
    for (xpos=0....width) {
      for (blk=0..5) {
        SBYTE DU[64];
        loading:
          load data unit from RGB buffer(img,
            xpos, ypos, blk, DU);
        process DU(DU,blk);
    }
  vlc fini: {
                // Bit-alignment of EOI marker
    if (bytepos>=0) {
        writebits((1<<(bytepos+1))-1, bytepos+1);</pre>
    }
. . .
```

Example: high-res JPEG encoding on 3-DLX architecture

 ← C code labels added for parallelization
 ↓ Parallelization pragmas pragmas referring to C labels
 processor P0 type dlx


```
processor P1 type dlx
processor P2 type dlx
parallel ParRegion lbl main::parsection
  task LOAD
    target P0
    include lbl main encoder::loading
  task DCT
    target P1
    include lbl process DU::fdct main
  task VLC
    target P2
    include lbl main::jpg open
    include lbl main encoder::vlc init
    include 1b1 process DU::vlc main
    include lbl main encoder::vlc fini
    include lbl main::jpg close
```

User-Guided Parallelization

- Exploring parallelization choices is easy and fast
 - Always work on sequential C code
 - Add source-code labels and parallelization pragmas
 - For each parallelization choice, MP Designer:
 - Checks all dataflow dependencies
 - Adds all required communication and synchronisation code, using a FIFO communication model
 - Provides feedback about performance and load balancing, memory and communication cost, data dependencies



FIFO Communication




 Acquire/release interface enables use of other processor's data memory for storage of arrays (avoiding local copies)

> SYNOPSYS[®] Accelerating Innovation

- Synchronization implemented by polling on FIFO queue's status (empty/full)
- Address translation for communicated pointers

Communication Fabric

- Current
 - Point-to-point links between communicating processors
 - Communication FIFOs mapped into destination processor's local data-memory
 - Write conflicts resolved through local buffering
 - Address decoding logic
 - User constraints
- Future
 - Shared memory, shared bus
- RTL & simulation model generated






Exploration *Task Graph*

MP Designer generates a task graph for each parallelization alternative

- Shows estimated processor loads
- Shows data dependencies & communication cost



High-res JPEG encoding on 3-DLX architecture




Task 2 "VLC" Proc 2 "P2" (dlx)

main::jpg_open:

0.0 %

Exploration *Task Graph*

• Task graph for H263 encoding on 8 cores




SYNOPSYS[®] Accelerating Innovation

Exploration

Activity Diagram

MP Designer generates an activity diagram for each • parallelization alternative

Dynamic view of core utilization



H263 encoding on 5-DLX architecture

Accelerating

SYIIUPSYS Innovation

Exploration

JPEG encoding on multi-DLX architecture

Algorithm	#	Parallelization Mcyc			Speed	Load (%)					Effi-
	Cores		seq	par	ир	P0	P1	P2	P 3	P4	ciency (%)
Original	1		7.1	-	1	100					100
Original	2	ld+dct+q vlc	7.1	4.1	1.7	100	76				86
Original	3	ld dct+q vlc	7.1	3.4	2.1	64	60	91			69
Original	4	ld dct q vlc	7.1	3.4	2.1	77	40	24	91		52
Optimised	2	ld+dct q+vlc	4.1	2.4	1.5	100	72				85
Optimised	3	ld dct+q vlc	4.1	2.0	2.0	74	100	40			68
Optimised	3	ld dct q+vlc	4.1	1.7	2.4	86	56	100			78
Optimised	4	ld dct q vlc	4.1	1.5	2.8	100	65	75	54		69
Split quant	3	ld dct+q0 q1+vlc	4.3	1.6	2.6	92	100	79			87
Dual load	5	ld0 ld1 dct q vlc	4.1	1.1	3.7	71	61	95	99	71	74

- Entire exploration in only days of time

* Cycles for 256x160-pixel image

© 2014 Synopsys, Inc. All rights reserved. 20



Summary

- IoT will drive many different MultiCore SoCs
- No (efficient) multicore SoC design without tools
 - Design and programming of individual ASIP cores
 - Multicore parallelisation and platform generation

MP Designer tool-suite

- Parallelisation from sequential C code
- Exploration of functional parallelism
- Static global dependency analysis
- Efficient FIFO communication model (acquire/release interface)
- All communication and synchronization code added automatically
- Feedback about performance and load balancing, memory and communication cost, data dependencies



Thank You

SYNOPSYS® Accelerating Innovation

