

Thermal Effects in Silicon-Photonic Interconnect Networks

Jiang Xu

MOBILE
COMPUTING
SYSTEM
LAB

THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY




Acknowledgement

■ Current PhD students

- Xuan Wang, Zhe Wang, Zhehui Wang, Duong Huu Kinh Luan, Peng Yang, Haoran Li, Zhifei Wang, Rafael Kioji Vivas Maeda

■ Past members

- Mahdi Nikdast, Yaoyao Ye, Xiaowen Wu, Weichen Liu, Xing Wen, Kwai Hung Mo, Yu Wang, Sébastien Le Beux, Yiyuan Xie, Huaxi Gu



UGC 大學教育資助委員會
University Grants Committee

intel.



XILINX®

HUAWEI

Performance and Power Wall of Electrical Interconnects


- More cores require more communications
 - Hundreds on a chip and thousands in a rack
 - Cisco QuantumFlow (40), Intel Phi (61), Tiler Tile (72), Cisco SPP (188), PicoChip (300) ...
- Higher power consumption
 - Dynamic and leakage power of drivers and buffers
 - Kilowatts of power by 2020*
- Larger latency
 - Multiple clock cycles are required to cross a chip
- Tighter chip I/O bandwidth
 - High pin count, packaging cost, and expensive PCB design

*R.G. Beausoleil, et al., "Nanoelectronic and Nanophotonic Interconnect," Proceedings of the IEEE, Feb. 2008.




Optical/Photonic Interconnects

- Photonic technologies have been successfully used in WAN, LAN, and board level
 - Showed strengths in multicomputer systems and Internet core routers
- Base on waveguide and microresonator (MR)
 - Silicon based and CMOS compatible
 - MR is as small as $3\mu\text{m}$ in diameter
 - 30ps switching time has been demonstrated
- Commercialization efforts
 - Demonstrated by IBM, Intel (Omni-Scale), HP (Machine), NEC, Fujitsu, Oracle (UNIC/DARPA), NTT, STMicro, Huawei ...
 - Startups: Luxtera, Lightwire/Cisco, Kotura/Mellanox, Calipso/Huawei, Aurrion, OneChip, Skorpion ...




VCSEL Array

J. M. Perkins et al., "Full Recess Integration of Small Diameter Low Threshold VCSELs within Si-CMOS ICs", Optics Express 2008



Integrated OE Interface

G. Masini, et al., "A 1550nm 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector", IEEE International Conference on Group IV Photonics, 2007



On-Chip Optical Routers

R. Ji, J. Xu, L. Yang, "Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip", IEEE Photonics Technology Letters, March, 2013

A Different “Building Material”

Advantages

- Ultra-high bandwidth
- Low propagation delay
- Low propagation loss
- Low sensitivity to environmental EMI

Challenges

- Thermal sensitivity
- Crosstalk noise
- Process variations
- Electrical/optical conversion overheads
- Optical signals are difficult to “buffer”



Stone
Solkan Bridge
Slovenia, 1906




Steel
Cold Spring Bridge
USA, 1963



Steel
Tsing Ma Bridge
Hong Kong, 1997

Optical Thermal Effects

- Thermal sensitivity is a key issue of photonic devices
- Thermal effects can cause
 - Laser power efficiency degradation
 - Temperature-dependent wavelength shifting
 - Optical power loss caused by wavelength mismatch
- System-level thermal model needs to consider
 - Laser temperature-dependent wavelength shifting and power efficiency
 - Microresonator temperature-dependent wavelength shifting and optical power loss
 - Waveguide propagation loss variation
 - Photodetector sensitivity and dark current
 - Chip temperature distribution



* Yaoyao Ye, Zhehui Wang, Peng Yang, Jiang Xu, *et al.*, "System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip," IEEE TCAD 2014


* Yaoyao Ye, Jiang Xu, *et al.*, "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", IEEE TVLSI 2013

* Yaoyao Ye, Jiang Xu, *et al.*, "Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", ISVLSI 2011

Link-based Optical Interconnect Model

- Any optical interconnect network is a combination of optical links
- An optical link includes
 - Laser source
 - Basic optical modulation element (BOME)
 - Basic optical switching element (BOSE)
 - Basic optical filter element (BOFE)
 - Photodetector (PD)
- The necessary condition for an functional optical link
 - Optical power reaching the PD must be larger than the PD sensitivity

$$10 \log \left((I - \alpha - \beta (T_{VCSEL} - T_{th})^2) (\epsilon - \gamma \cdot T_{VCSEL}) \right) - L_{BOME_x} - \sum_{k=0}^{N_1-1} L_{BOSE_active_k} - \sum_{j=0}^{N_2-1} L_{BOSE_parking_j} - L_{BOFE_x} - L_{WG} \geq S_{RX}$$




Laser Thermal Modeling

- Emission wavelength λ_{VCSEL}

$$\lambda_{VCSEL} \cdot n_{ave} = m_{VCSEL} \cdot \lambda_{VCSEL} / 2$$
- Temperature-dependent wavelength shift

$$\lambda_{VCSEL} = \lambda_{VCSEL_min} + \rho_{VCSEL} (T_{VCSEL} - T_{min})$$
- Output power under temperature T_{VCSEL}

$$P_{TX} = (I - \alpha - \beta (T_{VCSEL} - T_{th})^2) (\epsilon - \gamma \cdot T_{VCSEL})$$
- On-chip laser source, T_{VCSEL} varies over the on-chip temperature range
- Off-chip laser source with temperature control, T_{VCSEL} is fixed



*Syrbu, OFC/NFOEC'08

BOSE Thermal Modeling

- For active switching, M -wavelength BOSE insertion loss to optical signal λ_n



$$f_n = r_n - \frac{t_n^i t_n^o}{r_n - f_{n-1}^{-1} \exp(j2\theta_{n-1})}$$

$$\omega_n = \frac{2\pi c}{\lambda_n + \rho_{MR} \cdot \Delta T}$$

$$r_n = \frac{2\kappa^2}{j2\tau(\omega - \omega_n) + (2\kappa^2 + \kappa_p^2)}$$

$$t_n^i = t_n^o = \frac{j2\tau(\omega - \omega_n) + \kappa_p^2}{j2\tau(\omega - \omega_n) + (2\kappa^2 + \kappa_p^2)}$$

$$L_{BOSE_active} = -10\log|f_{M-1}|^2$$



Insertion loss of an active 8-wavelength BOSE, Q=5000

BOME Thermal Modeling



- BOME insertion loss to wavelength λ_0 under temperature variation ΔT

$$L_{BOME_0} = \sum_{i=0}^{M-1} 10\log \frac{(i \cdot s - b + \rho_{MR} \cdot \Delta T)^2 + 1}{(i \cdot s - b + \rho_{MR} \cdot \Delta T)^2 + (\frac{\kappa^2 - \kappa_p^2}{\kappa^2 + \kappa_p^2})^2}$$

- BOME insertion loss to wavelength λ_x under temperature variation ΔT

$$L_{BOME_x} = \sum_{i=0}^{M-x-1} 10\log \frac{(i \cdot s - b + \rho_{MR} \cdot \Delta T)^2 + 1}{(i \cdot s - b + \rho_{MR} \cdot \Delta T)^2 + (\frac{\kappa^2 - \kappa_p^2}{\kappa^2 + \kappa_p^2})^2} + \sum_{j=1}^x 10\log \frac{(j \cdot s - \rho_{MR} \cdot \Delta T)^2 + 1}{(j \cdot s - \rho_{MR} \cdot \Delta T)^2 + (\frac{\kappa^2 - \kappa_p^2}{\kappa^2 + \kappa_p^2})^2}$$

- With a large channel spacing, loss can be controlled under 3dB, except for the temperature variation range between 4°C and 9°C



Insertion loss of an 8-wavelength BOME on λ_7 , Q=5000

BOFE Thermal Modeling


- BOFE insertion loss to wavelength λ_0 under temperature variation ΔT

$$L_{BOFE_0} = 10 \log \left(\left(\frac{2\kappa^2 + \kappa_p^2}{2\kappa^2} \right)^2 \cdot \left(\frac{(\rho_{MR}\Delta T)^2 + \delta^2}{\delta^2} \right) \right)$$

- BOFE insertion loss to wavelength λ_x under temperature variation ΔT

$$L_{BOFE_x} = 10 \log \left(\left(\frac{2\kappa^2 + \kappa_p^2}{2\kappa^2} \right)^2 \cdot \left(\frac{(\rho_{MR}\Delta T)^2 + \delta^2}{\delta^2} \right) \right) + \sum_{i=0}^{x-1} 10 \log \frac{((x-i) \cdot s + \rho_{MR}\Delta T)^2 + \delta^2}{((x-i) \cdot s + \rho_{MR}\Delta T)^2 + \delta^2 \cdot \left(\frac{\kappa_p^2}{2\kappa^2 + \kappa_p^2} \right)^2}$$

- A large channel spacing can reduce the insertion loss, but still as high as 20dB for $\Delta T=30^\circ\text{C}$




Insertion loss of an 8-wavelength BOFE to λ_7 , $Q=5000$

OTemp

- Optical Thermal Effect Modeling Platform

- For both inter- and intra-chip optical interconnects
- For both single-wavelength and WDM-based optical interconnect networks

- Available at www.ece.ust.hk/~eexu/index_files/OTemp.htm





Key Findings

- Regardless of architectures, there are optimal initial device settings to minimize power consumption

$$\lambda_{MR_i} = \lambda_{VCSEL_i} + \frac{\rho_{VCSEL} - \rho_{MR}}{2} \cdot (T_{max} + T_{min} - 2T_0)$$


- The number of switching stages significantly affect power consumption
- Thermal tuning/adjustment with channel remapping and guard rings



2015-05-26


Jiang Xu (HKUST)

I²CON: Inter/Intra-Chip Optical Network





— Inter-chip link — Intra-chip link — Manycore processor — Core cluster

Logical view



— Inter-chip link — Intra-chip link — Manycore processor — Cluster agents

Multi-chip floorplan





*Xiaowen Wu, Jiang Xu, et al., "An Inter/Intra-chip Optical Network for Manycore Processors," TVLSI 2015

Jiang Xu (HKUST)

2015-05-26


14

Worst-Case Power Consumption




8 wavelengths, $s=1\text{nm}$, $Q=5000$

Average Power Consumption



Power breakdown of three designs under uniform traffic.



Power consumptions of three designs under real applications.

Summary

- Systematically modeled and analyzed thermal effects in optical interconnects
- Key findings
 - Optimal initial device settings to minimize power consumption
 - Switching stages have significantly negative impact on affect power consumption
 - Thermal tuning/adjustment with channel remapping and guard rings
- OTemp is released
- Case studies with worst and average case analysis

Reference

1. Yaoyao Ye, Zhehui Wang, Peng Yang, Jiang Xu, Xiaowen Wu, Xuan Wang, Mahdi Nikdast, Zhe Wang, Luan Huu Kinh Duong, "System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 11, pp. 1718-1731, November 2014.
2. Mahdi Nikdast, Jiang Xu, Luan Duong, Xiaowen Wu, Xuan Wang, Zhehui Wang, Zhe Wang, Peng Yang, Yaoyao Ye, Qinfen Hao, "Crosstalk Noise in WDM-based Optical Networks-on-Chip: a Formal Study and Comparison," IEEE Transactions on Very Large Scale Integration Systems, no. 99, pp. 1,14, December 2014.
3. Xiaowen Wu, Jiang Xu, Yaoyao Ye, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Zhe Wang, "An Inter/Intra-chip Optical Network for Manycore Processors," IEEE Transactions on Very Large Scale Integration Systems, no. 99, pp. 1,14, May 2014.
4. Xiaowen Wu, Jiang Xu, Yaoyao Ye, Zhehui Wang, Mahdi Nikdast, Xuan Wang, "SUOR: Sectioned Unidirectional Optical Ring for Chip Multiprocessor," ACM Journal on Emerging Technologies in Computing Systems, vol. 10 no. 4, May 2014.
5. Luan HK, Duong, Mahdi Nikdast, Sébastien Le Beux, Jiang Xu, Xiaowen Wu, Zhehui Wang, Peng Yang, "A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip," IEEE Design & Test of Computers, vol. 31, no. 5, pp. 55-65, October 2014.
6. Mahdi Nikdast, Jiang Xu, Luan HK, Duong, Xiaowen Wu, Zhehui Wang, Xuan Wang, Zhe Wang, "Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint," IEEE Transactions on Very Large Scale Integration Systems, vol. 99, pp. 1-14, February 2014.
7. Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, Zhe Wang, "Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 3, pp. 437-450, March 2014.
8. Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, Weichen Liu, "Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip," IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 10, pp. 1823-1836, October 2013.
9. Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, et al, "Floorplan Optimization of Fat-Tree Based Networks-on-Chip for Chip Multiprocessors", IEEE Transactions on Computers, vol. 63, no. 6, pp. 1446-1459, June 2014 .
10. Xiaowen Wu, Yaoyao Ye, Jiang Xu, et al, "UNION: A Unified Inter/Intra-Chip Optical Network for Chip Multiprocessors", IEEE Transactions on Very Large Scale Integration Systems, vol. 99, pp. 1-14, June 2013.
11. Yaoyao Ye, Jiang Xu, Baihan Huang, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, Zhe Wang, "3D Mesh-based Optical Network-on-Chip for Multiprocessor System-on-Chip", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 4, pp. 584-596, April 2013.
12. Ruiqiang Ji, Jiang Xu, Lin Yang, "Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip", IEEE Photonics Technology Letters, vol. 25, no. 5, March, 2013.
13. Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 2, pp. 292-305, February 2013.
14. Jiang Xu, Huaxi Gu, Wei Zhang, Weichen Liu, "FONoC: A Fat Tree Based Optical Networks-on-Chip for Multiprocessor System-on-Chip", Integrated Optical Interconnect Architectures for Embedded Systems, Springer, 2013.
15. Kai Feng, Yaoyao Ye, Jiang Xu, "A Formal Study on Topology and Floorplan Characteristics of Mesh and Torus-based Optical Networks-on-Chip", Microprocessors and Microsystems, June 2012.
16. Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, Mahdi Nikdast, "A Torus-based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip", ACM Journal on Emerging Technologies in Computing Systems, vol. 8, no. 1, February 2012.
17. Yiyuan Xie, Jiang Xu, Jianguo Zhang, Zhengmao Wu, Guangqiong Xia, "Crosstalk Noise Analysis and Optimization in 5x5 Hittless Silicon Based Optical Router for Optical Networks-on-Chip (ONoC)," IEEE/OSA Journal of Lightwave Technology, vol. 30, no. 1, January, 2012.
18. Yiyuan Xie, Jiang Xu, Jianguo Zhang, "Elimination of Cross-talk in Silicon-on-Insulator Waveguide Crossings with Optimized Angle", Optical Engineering, vol. 50, no. 6, June, 2011.
19. Huaxi Gu, Shiqing Wang, Yintang Yang, Jiang Xu, "Design of Butterfly-Fat-Tree Optical Network-on-Chip", Optical Engineering, vol 49, issue 9, 2010.
20. Yiyuan Xie, Jianguo Zhang, Jiang Xu, "Simultaneous OTDM Demultiplexing and Data Format Conversion Using a D Flip-Flop", Microwave and Optical Technology Letters, vol. 52 no. 2, pp. 398-400, February 2010.
21. Huaxi Gu, Jiang Xu, Kun Wang, "A New Distributed Congestion Control Mechanism for Networks-on-Chip", Telecommunication Systems, January 2010.
22. Bey-Chi Lin, Chin-Tau Lea, Danny Tsang, Jiang Xu, "Reducing Wavelength Conversion Range in Space/Wavelength Switches", IEEE Photonics Technology Letters, September 2008.

Reference

23. Luan H. K. Duong, Mahdi Nikdast, Jiang Xu, Zhehui Wang, Peng Yang, Yvain Thonnart, Sébastien Le Beux, Xiaowen Wu, Zhifei Wang, "Coherent Crosstalk Noise Analyses in Ring-based Optical Interconnects", Design, Automation and Test in Europe Conference and Exhibition (DATE), Grenoble, France, March 2015.
24. Zhehui Wang, Jiang Xu, Peng Yang, Xuan Wang, Zhe Wang, Duong H.K. Luan, Zhifei Wang, Haoran Li, Rafael K.V. Maeda, Xiaowen Wu, Yaoyao Ye, Qinfen Hao, "Alleviate Chip I/O Pin Constraints for Multicore Processors through Optical Interconnects", Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan, January 2015.
25. Mahdi Nikdast, Luan H. K. Duong, Jiang Xu, Sébastien Le Beux, Xiaowen Wu, Zhehui Wang, Peng Yang, Yaoyao Ye, "CLAP: a Crosstalk and Loss Analysis Platform for Optical Interconnects," IEEE/ACM International Symposium on Networks-on-Chip (NOCS), Italy, September 2014.
26. Zhehui Wang, Jiang Xu, Xiaowen Wu, Xuan Wang, Zhe Wang, Mahdi Nikdast, Peng Yang, "Holistic Modeling and Comparison of Inter-Chip Optical and Electrical Interconnects," Design Automation Conference (DAC), June 2014 (Poster).
27. Mahdi Nikdast, Jiang Xu, "On the Impact of Crosstalk Noise in Optical Networks-on-Chip," Design Automation Conference (DAC), June 2014. (PhD forum)
28. Yaoyao Ye, Jiang Xu, Xiaowen Wu, et al., "System-level Analysis of Mesh-based Hybrid Optical-Electronic Network-on-Chip," IEEE International Symposium on Circuits and Systems (ISCAS), May 2013.
29. Yaoyao Ye, Xiaowen Wu, Jiang Xu, Wei Zhang, Mahdi Nikdast, Xuan Wang, "Holistic Comparison of Optical Routers for Chip Multiprocessors", in Proceedings of IEEE International Conference on Anti-Counterfeiting, Security and Identification, Taipei, Taiwan, 2012. (Invited)
30. Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Zhe Wang, "A Novel Low-Waveguide-Crossing Floorplan for Fat Tree Based Optical Networks-on-Chip", IEEE Optical Interconnects Conference, Santa Fe, New Mexico, May 2012.
31. Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Zhehui Wang, Zhe Wang, "Thermal Analysis for 3D Optical Network-on-Chip Based on a Novel Low-Cost 6x6 Optical Router", IEEE Optical Interconnects Conference, Santa Fe, New Mexico, May 2012.
32. Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, "Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2011.
33. Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Weichen Liu, Xuan Wang, "A Formal Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip for Chip Multiprocessors", AMD Technical Forum and Exhibition, Taipei, Taiwan, October 2010.
34. Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Wei Zhang, Qi Li, Xiaowen Wu, Yaoyao Ye, Weichen Liu, Xuan Wang, "Crosstalk Noise and Bit Error Rate Analysis for Optical Network-on-Chip", in Proceedings of Design Automation Conference (DAC), 2010.
35. Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Jiang Xu, "UNION: A Unified Inter-/Intra-Chip Optical Network for Chip Multiprocessors", in Proceedings of IEEE/ACM International Symposium on Nanoscale Architectures (NanoArch), June 2010. (Invited)
36. Kwai Hung Mo, Yaoyao Ye, Xiaowen Wu, Wei Zhang, Weichen Liu, Jiang Xu, "A Hierarchical Hybrid Optical-Electronic Network-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2010.
37. Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Kwai Hung Mo, Yuan Xie, "3D Optical NoC for MPSoC", IEEE International 3D System Integration Conference (3DIC), 2009.
38. Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, "A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2009.
39. Huaxi Gu, Jiang Xu, Wei Zhang, "A Low-power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip", Design, Automation and Test in Europe Conference and Exhibition (DATE), 2009.
40. Huaxi Gu, Jiang Xu, "Design of 3D Optical Network on Chip", in Proceedings of International Symposium on Photonics and Optoelectronics (SOPO), 2009.
41. Huaxi Gu, Jiang Xu, Zheng Wang, "A Novel Optical Mesh Network-on-Chip for Gigascale Systems-on-Chip", in Proceedings of IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2008.
42. Huaxi Gu, Jiang Xu, Zheng Wang, "Design of Sparse Mesh for Optical Network on Chip", in Proceedings of IEEE Asia Pacific Optical Communications (APOC), 2008.
43. Huaxi Gu, Jiang Xu, Zheng Wang, "ODOR: a Microresonator-based High-performance Low-cost Router for Optical Networks-on-Chip", in Proceedings of International Conference on Hardware-Software Codesign and System Synthesis (CODES), 2008

Released Research and Development Tools

- COSMIC heterogeneous multiprocessor benchmark suite
- MCSL realistic network-on-chip traffic patterns
- PowerSoC power delivery system modeling and analysis platform
- CLAP optical crosstalk and loss analysis platform
- OTemp optical thermal effect modeling platform
- Inter/intra-chip optical network bibliography

www.ece.ust.hk/~eexu



