



Pushing the Energy-Efficiency Envelope for “Always Alert” Sensor Nodes


Chris Rowen
CTO – IP Group
Cadence Design Systems, Inc.

MPSOC July 2015

cadence[®]

Agenda


- Always Alert: sensing the real world
- Energy and layered cognition
- Feeling and Hearing
 - Tensilica Fusion DSP
 - Ultra Low Energy
- Always Alert Vision
 - Vision ISA Design for Efficiency
 - Ultra-efficient CNN Vision Processing
- Closing Thought



2 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence[®]


Key design challenges for **Always Alert** nodes



3 © 2015 Cadence Design Systems, Inc. All rights reserved..

cadence®



Energy and layered cognition



4 © 2015 Cadence Design Systems, Inc. All rights reserved..

cadence®

Sensing the real world The evolution of a rich electronic ecosystem



The Always-On Design Problem

Sensing

Computation

Communications

- Three distinct functions lumped together. Processors cores not typically suited for all 3 functions
- Microcontrollers have limited DSP for wireless comms
- Signal processing is significant and growing in complexity over time – especially from sensor fusion
- Energy efficiency is extremely important
- For ease of use – one core efficiently spans all functions

Introducing Tensilica Fusion DSP

Ultra-low power processing for mobile and wearable applications

Leading low power DSP performance

- Lower power for always on
- Efficient floating point support for sensor fusion
- Quad MAC performance for narrowband

Configurability – Get the right core immediately

- Multiple configuration options allow core to be configured exactly for the targeted applications
- No waste, maximum efficiency

Comprehensive SW and ecosystem

- SW compatible with HiFi. 70+ partners. 140+ SW packages
- Comms ecosystem support
- Optimized DSP library with fixed and float kernels
- Ease of use for SW developers

7 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence[®]

Typical Tensilica Fusion Processing Applications Mobile, Wearables and IoT

Sensing

- Sensor Fusion
- Biometric monitoring
- Pedestrian Dead Reckoning

Wake-Up Processing

- Voice Trigger
- Face Trigger
- Gesture Trigger

Audio Voice Speech

- Speech Recognition
- Speech Pre-Processing
- Audio Playback

Comms (Narrowband Wireless)

- BLE
- LTE CAT 0
- WIFI 802.11n, 802.11ah
- GNSS



Common Sensors

- Accelerometer
- Magnetometer
- Gyroscope Barometer
- Ambient Light
- Optical Proximity
- Microphone


8 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence[®]

Tensilica Fusion Configuration Options

Click to configure



- **Single-precision FPU**
 - Floating Point instructions issued concurrently with 64-bit load/store
 - Speeds S/W porting
- **AVS (Audio/Voice/Speech)**
 - SW compatibility with HiFi 3 Audio DSP
 - Access to 125+ HiFi Audio/Voice software packages
- **Quad 16x16 MAC**
 - Accelerates communications standards like BLE/Wi-Fi
 - Accelerates voice algorithm performance
- **BLE/Wi-Fi AES-128**
 - Encryption acceleration for wireless
- **Baseband bit operations**
 - Accelerates performance of bit operations (CRC, convolutional coding, interleave) for implementation of Baseband MAC/PHY



9 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®



Tensilica Fusion benchmarks



10 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

IOT processing and ultra-low-energy Xtensa core scales from ~1uW/MHz to 1.5GHz



Near-threshold core development

- SPICE (SPECTRE APS) simulation of full Tensilica base 32b processor core
- Verifies correctness, speed and power independent of library characterization.
- Full parasitics extracted circuit gives accurate power and functionality
- Running basic power and functionality diagnostics
- Optimally-pipelined core runs >1.5GHz in 16FF, but same RTL also achieves micro-power level. Sustains high MHz at lower voltage

11 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence

Hundreds of millions of Xtensa cores already shipped in Always Alert devices


EPSON
EXCEED YOUR VISION

GPS watches extend battery life from 12 to 30 hours



Qualcomm
ATHEROS


Qualcomm IoT devices (QCA4002, 4004) powered by Xtensa® DPUs running AllJoyn announced September 2013.



MegaChips



Xtensa-based ParaForce DSP for wearables




© 2015 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners and are not affiliated with Cadence.

Audience/Knowles is the leader in advanced voice, audio and motion sensor processing for mobile devices.

Audience



Always Alert Vision




- Imaging and video represents virtually all IoT content by data volume
- Unique computing, power and bandwidth challenges
- Rapid evolution of new applications driving new algorithms and architectures

13 © 2015 Cadence Design Systems, Inc. All rights reserved..

cadence®

Vision Processors




- A family of high-performance DSPs for imaging, video and vision
- Rich SIMD/VLIW architecture
 - 4-way instruction issue
 - Up to 200 separate ALU operations per cycle
- Huge pixel bandwidth
 - Integrated DMA for data streaming
 - >2000b per cycle data memory bandwidth
- Rich software environment
 - World's best DSP C compilers: 0 assembly code
 - Full OpenCV and OpenVX support with 800 optimized functions
 - Wide third-party program and support

14 © 2015 Cadence Design Systems, Inc. All rights reserved..

cadence®


Vision Processor Family A new category of application performance



15 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®


Application Diversity drives Vision ISA flexibility based on 45 application kernels



16 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

Application Diversity drives ISA flexibility




- A successful architecture maximizes the fraction of kernels that can be vectorized
- A small number of functions may still use scalar ops heavily
- On-the-fly data reorganization may be important in a few kernels
- ALU : Reorg ratio varies from 10:1 to 1:1
- Efficient data reorganization boosts benefit of vectorization

17 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®

Example: Convolutional Neural Network (CNN) Up to 30T Multiply-adds per VGA frame




18 © 2015 Cadence Design Systems, Inc. All rights reserved.

cadence®


Specialized Vision Processing: CNN Engine Example

- Compute-intensive specialized DSP architecture using TIE on Xtensa
- Very high throughput (256 MAC/cycle) on filter and convolution-intensive algorithms for vision and object recognition applications
- High memory bandwidth to handle huge stream of 16b weights
- Architecture: SIMD/VLIW architecture with 47 general-purpose DSP vector ops on top of 80 base ops
- Free TIE source distribution: Built to be freely adapted and evolved by customers
- Total floorplan area with memory: 0.8 – 1.0 mm²
- Scalable multi-core



19 © 2015 Cadence Design Systems, Inc. All rights reserved.

A closing thought Specialization → proliferation of designs



20 © 2015 Cad

cādence[®]

Cadence, Tensilica, Xtensa and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. All other trademarks and logos are the property of their respective holders.

