


Venice: A Software-defined Architecture for Data Center Servers

Rui Hou, Jianbo Dong, Boyan Zhao, Michael C. Huang, Sally A. Mckee, Lixin Zhang

Institute of Computing Technology,
Chinese Academy of Sciences





中国科学院计算技术研究所
Institute of Computing Technology, Chinese Academy of Sciences




Background

- Resources utilizations of Data centers are very low [twitter, and google]
 - Isolation of latency-sensitive applications

中国科学院计算技术研究所
Institute of Computing Technology, Chinese Academy of Sciences


2




中国科学院
Institute of Computing Technology, Chinese Academy of Sciences

Background (cont.)

- Resources utilizations of applications present timing-varieties [Taobao]



3




中国科学院
Institute of Computing Technology, Chinese Academy of Sciences

Background (cont.)

- To tackle the problem, task co-location techniques are proposed [J. Mars]

Datacenter Utilization Improvement



QoS Policy	Cluster Utilization (%)
baseline	~50
99%	~68
98%	~78
95%	~82
90%	~85
85%	~90
80%	~95
max	~98

4

Background (cont.)

- And, of course, virtualization techniques: **Software Defined Data Center [VMware]**

The diagram illustrates a Software Defined Data Center (SDDC) architecture. It features two data centers, Data Center 1 and Data Center 2. Each data center contains four virtual machines (VMs) running various applications: SQL Server, SAP, Linux, and Windows Server. Below the VMs, the text 'Software-Defined Data Center Services' is displayed, accompanied by icons representing storage, networking, and server racks. The architecture is supported by three shared service layers: 'Abstracted and Pooled Compute', 'Abstracted and Pooled Network', and 'Abstracted and Pooled Storage'. An 'Automation' block is also shown, indicating the role of automation in managing these services.

5

Motivation

- **Root cause of lower utilization:**
 - Emerging applications call for flexible and high-efficient resources provision
 - Architecture of commodity consolidated data centers has remained static
 - Mismatches between conventional cloud infrastructure architectures and their workloads.


6



The proposal of Venice Architecture

- A family of cloud server architectures
 - Providing a set of resource-joining mechanisms
- Example implementations
 - Centralized resources joining
 - Distributed resources joining


Centralized resources joining:
 Resources-lack node should be able to access the remote resources pools efficiently and transparently.




Collaboration with Huawei, "High Throughput Computing Data Center Architecture Thinking of Data Center 3.0"



The proposal of Venice Architecture



- The distributed resources joining
 - Here, resources-lack node should be able to utilize idle remote resources *easily and efficiently*
 - *transparently to user-level applications*
 - *with tolerable performance degradation*




中国科学院
Institute of Computing Technology, Chinese Academy of Sciences

Three KEY layers for resource sharing

- **Resource-sharing fabric**
 - low latency and high bandwidth
- **Mapping and joining mechanisms**
 - user-application transparency
- **Management runtime**
 - intelligent resources management

9





中国科学院
Institute of Computing Technology, Chinese Academy of Sciences

Fabric design decisions


- **On-chip fabrics**
 - To minimize latencies
- **Multi-modality**
 - To adapt to various data transmission patterns, including explicit communication and remote memory accesses at both coarse and fine granularities
- **Transparency**
 - To provide productive interfaces that not only minimize user-level runtime overheads but require few changes to user programs

10





Evaluation platforms – embedded + X86



- VC709 board connect with X86 server via PCIe slot


- Venice + PCIe core on VC709 board

- X86 server accesses another server's memory by VC709 board

13



Evaluation platforms - embedded based





- 3D cube-connected Xilinx ZC706 boards with ARM Cortex-A9 processors


- Venice substrate in programmable logic connecting the ARMs via AXI buses with cache coherence support

- The system runs a complete software stack, including Linux (Linaro 13.09)

14



- The Redis hit rate improves with increases in memory resources. The execution time has a 28% performance improvement.
- CC experiences no performance degradation because the memory traffic caused by remote sharing is insignificant



ICT

中国科学院
Institute of Computing Technology, Chinese Academy of Sciences

Thanks

17

