



# Nanophotonics for low-latency optical pass gate logic circuits

Akihiko Shinya  
 NTT Basic Research Labs., Nanophotonics Center,  
 NTT Corporation

MPSoc'16, Nara, Japan

Copyright©2016 NTT corp. All Rights Reserved.

## Ultra low-latency optical computing




### Target

- Light-speed processor
- Eliminating latency bottleneck
- New optical computing technology

### Approach


Replacement of critical path with photonic devices.  
 Calculation simply by propagating the light through the electrically controlled optical pass gates.  
 Nanophotonics for shortening the critical path



Critical path = signal route determining calculation time

## Simplified tree structure for 4-bit adder

Hokkaido Univ., T. Asai et al.  
IEICE Electronics (1), 386 (2000)



- ### Merits
- (1) Instantaneous construction of output path via simultaneous gate control [ps]
  - (2) Calculation simply by propagating the light through the pathway.
  - (3) Calculation with light propagation speed! (no CR-limitation)




- ### Demerits
- (1) Complicated circuit configuration for optics (many branches, crossing points).

BDD does NOT necessarily optimize the circuit.


# Optically suitable tree reconstruction

Lookup table of full adder


$C_i$	$X_i$	$Y_i$	$C_{i+1}$
1	1	1	1
1	1	0	1
1	0	1	1
1	0	0	0
0	1	1	1
0	1	0	0
0	0	1	0
0	0	0	0



$$C_{i+1} = (x_i \oplus y_i)C_i + \overline{(x_i \oplus y_i)}x_i y_i$$




# Serial tree connection




# New optical adder (X+Y)


Proposed by Dr. Ishihara, Kyoto Univ.



# Calculation speed



If we can realize 10 ~ 100 μm length optical pass gate,





Propagation speed  
~ 100 μm/ps  
  
 $\tau_{\text{path}} = 0.1 \sim 1 \text{ ps}$


Latency of 32-bit adder	
Optical pass gate	
$\tau_{\text{switch}} = 10 \text{ ps}$	
$\tau_{\text{path}} = 0.1 \times 32 = 3.2 \text{ ps}$	
$\tau_{\text{total}} = 13.2 \text{ ps}$	
CMOS(normal type)	
$\tau_{\text{total}} = 1400 \text{ ps (current)}$	
$\rightarrow 560 \text{ ps (future)}$	
CMOS (advanced)	
$\tau_{\text{total}} = 400 \text{ ps (current)}$	
$\rightarrow 160 \text{ ps (future)}$	




# Building blocks for optical calculation



Ultralow-threshold laser




Electrically driven ultrashort 2x2 switch




High-efficiency O/E conversion w/o electrical amplifier




# Electrically driven ultrashort 2x2 switch



$L_{tot} = 11.6 \mu\text{m}$ ,  $\tau_{path} \sim 0.44 \text{ ps}$




# Ultralow-threshold laser





**World's lowest threshold for any type of laser diode**

NTT, Takeda et al., Nature Photon. 7, 569 (2013)



Nozaki et al., Optica 3, 483 (2016)



**4 kV/W**

$C_{theory} = 0.3 \sim 0.5$  fF  
28.5 GHz

**Best candidate for  
receiver-less photodetector**



## Summary



- ❑ Pass-transistor-based photonic logic circuit
  - Only passes light through many gates.
  - Creates complex logic functionalities.
  - Enables light-speed computation!

- ❑ Requirements for photonic device
  - Short gates  
Path delay is determined by light propagation speed.
  - Highly effective E/O, O/E and O/E/O conversion



Nanophotonic device technology

