

# JADE Heterogeneous Multiprocessor Design & Simulation Environment

Jiang Xu



**BIG DATA  
SYSTEM  
LAB**



香港科技大學  
THE HONG KONG UNIVERSITY OF  
SCIENCE AND TECHNOLOGY

**OPTICS** Lab

# Acknowledgement

- Intel Labs
  - Bin Li, Ravi Iyer, Ramesh Illikkal
- HP Labs
  - Qiong Cai
- Current PhD students
  - Rafael Kioji Vivas Maeda, Peng Yang, Zhe Wang, Haoran Li, Zhehui Wang, Zhongyuan Tian, Zhifei Wang, Duong Huu Kinh Luan, Xuanqi Chen
- Past members
  - Xiaowen Wu, Weichen Liu, Xuan Wang, Yaoyao Ye

# PERFECT Computing Systems

- Design targets

  - Performance

  - Energy efficiency

  - Reliability

  - Functionality


  - Extensibility

  - Cost

  - Testability

- More cores and memory on a chip and in a system

- Heterogeneous



# Huge Design Space to Explore

## Application

- IoT/loE, mobile, data center, HPC, mainframe ...
- Wireless communication, multimedia processing, machine learning, database ...

## Processor

- CPU, GPU, FPGA, DSP, ASIP, ASIC ...
- Homogenous vs. heterogeneous multiprocessor
- FinFET, FD-SOI, GAA, CNT FET ...

## Memory and storage

- Hierarchy
- Cache coherence
- DRAM, SRAM, flash, STT-RAM ...

## Interconnect





- Ad-hoc, bus, NoC, hybrid ...
- Regular vs. irregular topology
- Protocol: routing, flow control, congestion control ...
- Switch/router architecture
- Electrical, optical, RF ...

## Support

- Power delivery and management
- Clock distribution and management
- Thermal, aging, noise ...


## Peripherals

- Network interface, user interface, management ...




# Simulation-based Architecture Exploration

- Benchmark applications with sample input data sets
- System software
- Cycle-accurate “full-system” architecture simulator
- Speed-up techniques
  - Simplify interconnect, memory, processor, OS, *etc.*
  - Sampling application executions
  - Sampling inputs
  - Break causality to better parallelize simulations
  - Hybrid the above techniques




# The Good, the Bad and the Ugly

- Good for detailed/late-stage design
  - Tweaking, testing, debugging ...
- Bad for early design space exploration
  - Too slow to provide essential system statistics such as average and worst-case performance, energy efficiency, cost ...
- Ugly for heterogeneous systems
  - Compilation for heterogeneous ISAs, hardware accelerator, FPGA ...
  - OS support of new large-scale heterogeneous systems without drivers



# Joint Application/Architecture Design Exploration


- Application models for heterogeneous multiprocessor system explorations
  - COSMIC
- Heterogeneous multiprocessor system design and simulation platform
  - JADE



# JADE

## Heterogeneous Multiprocessor Simulation Environment

- JADE (Joint Application/Architecture Design Exploration)
  - Heterogeneous system designs
  - Early design space exploration
  - Systematic system evaluation
- Highlights
  - Statistical, recorded and synthetic application models
  - Network-on-chip and off-chip networks
  - Optical and electrical interconnects
  - Memory subsystem
  - Built-in power analysis







# COSMIC Heterogeneous Multiprocessor Benchmark

Application	Description
Machine Learning - FMP	Financial market prediction using machine learning
Machine Learning - ALIP	Machine learning based image indexing
Molecular Dynamics	Simulating molecular dynamics when molecules hit surfaces of solid atoms
Ray Tracing	3D scenes rendering
Ultrasound	Medical diagnostics using 2D/3D ultrasound imaging
Fast Fourier Transform	Fast Fourier Transform with complex number inputs
LDPC Encoder	Low-density parity-check code encoder
TURBO Decoder	Turbo code decoder
Reed-Solomon	Reed-Solomon code encoder and decoder




- Collaborating with application experts
- More applications are under development

# Exploration Cases


- I<sup>2</sup>CON inter/intra-chip optical network
- SUOR optical NoC
- Electrical mesh-based NoC
- Memory hierarchy
  - Private L1 caches
  - Shared L2 cache – 16 banks
  - 16 memory controllers
- Processor core
  - ARM-v7a
  - 7nm, 1GHz, 0.6V



# Performance and Scalability



# Energy Efficiency and Scalability



# Reference

- Jiang Xu, Huaxi Gu, Wei Zhang, Weichen Liu, "FONoC: A Fat Tree Based Optical Networks-on-Chip for Multiprocessor System-on-Chip", Integrated Optical Interconnect Architectures for Embedded Systems, Springer, 2013.
- Xiaowen Wu, Jiang Xu, Yaoyao Ye, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Zhe Wang, "An Inter/Intra-chip Optical Network for Manycore Processors," accepted by IEEE Transactions on Very Large Scale Integration Systems.
- Xiaowen Wu, Jiang Xu, Yaoyao Ye, Zhehui Wang, Mahdi Nikdast, Xuan Wang, "SUOR: Sectioned Undirectional Optical Ring for Chip Multiprocessor," accepted by ACM Journal of Emerging Technologies.
- Xiaowen Wu, Yaoyao Ye, Jiang Xu, et al, "UNION: A Unified Inter/Intra-Chip Optical Network for Chip Multiprocessors", IEEE Transactions on Very Large Scale Integration Systems, vol. 99, pp. 1-14, June 2013.
- Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, Mahdi Nikdast, "A Torus-based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip", ACM Journal on Emerging Technologies in Computing Systems, February 2012.
- Yaoyao Ye, Jiang Xu, Baihan Huang, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, Zhe Wang, "3D Mesh-based Optical Network-on-Chip for Multiprocessor System-on-Chip", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 4, pp. 584-596, April 2013.
- Ruiqiang Ji, Jiang Xu, Lin Yang, "Five-Port Optical Router Based on Microring Switches for Photonic Networks-on-Chip", IEEE Photonics Technology Letters, vol. 25, no. 5, March, 2013.
- Huaxi Gu, Shiqing Wang, Yintang Yang, Jiang Xu, "Design of Butterfly-Fat-Tree Optical Network-on-Chip", Optical Engineering, vol. 49, issue 9, 2010.
- Yiyuan Xie, Jianguo Zhang, Jiang Xu, "Simultaneous OTDM Demultiplexing and Data Format Conversion Using a D Flip-Flop", Microwave and Optical Technology Letters, vol. 52 no. 2, pp. 398-400, February 2010.
- Huaxi Gu, Jiang Xu, Kun Wang, "A New Distributed Congestion Control Mechanism for Networks-on-Chip", Telecommunication Systems, January 2010.
- Bey-Chi Lin, Chin-Tau Lea, Danny Tsang, Jiang Xu, "Reducing Wavelength Conversion Range in Space/Wavelength Switches", IEEE Photonics Technology Letters, September 2008.
- Kai Feng, Yaoyao Ye, Jiang Xu, "A Formal Study on Topology and Floorplan Characteristics of Mesh and Torus-based Optical Networks-on-Chip", Microprocessors and Microsystems, June 2012.
- Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, et al, "Floorplan Optimization of Fat-Tree Based Networks-on-Chip for Chip Multiprocessors", IEEE Transactions on Computers, vol. 99, pp. 1-14, 2012.
- Mahdi Nikdast, Jiang Xu, Luan Duong, Xiaowen Wu, Zhehui Wang, Xuan Wang, Zhe Wang, "Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint," IEEE Transactions on Very Large Scale Integration Systems, February 2014.
- Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, Zhe Wang, "Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 33, no. 3, pp. 437-450, March 2014.
- Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Wei Zhang, Yaoyao Ye, Xuan Wang, Zhehui Wang, Weichen Liu, "Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip", IEEE Transactions on Very Large Scale Integration Systems, vol. 21, no. 10, pp. 1823-1836, October 2013.
- Yiyuan Xie, Jiang Xu, Jianguo Zhang, Zhengmao Wu, Guangqiong Xia, "Crosstalk Noise Analysis and Optimization in 5x5 Hitless Silicon Based Optical Router for Optical Networks-on-Chip (ONoC)," IEEE/OSA Journal of Lightwave Technology, January, 2012.
- Yiyuan Xie, Jiang Xu, Jianguo Zhang, "Elimination of Cross-talk in Silicon-on-Insulator Waveguide Crossings with Optimized Angle", Optical Engineering, vol. 50, no. 6, June, 2011.
- Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, "System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", IEEE Transactions on Very Large Scale Integration Systems, February 2013.
- Zhehui Wang, Jiang Xu, Xiaowen Wu, Xuan Wang, Zhe Wang, Mahdi Nikdast, Peng Yang, "Holistic Modeling and Comparison of Inter-Chip Optical and Electrical Interconnects," Design Automation Conference (DAC), June 2014.
- Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Jiang Xu, "UNION: A Unified Inter/Intra-Chip Optical Network for Chip Multiprocessors", in Proceedings of IEEE/ACM International Symposium on Nanoscale Architectures, June 2010.
- Kwai Hung Mo, Yaoyao Ye, Xiaowen Wu, Wei Zhang, Weichen Liu, Jiang Xu, "A Hierarchical Hybrid Optical-Electronic Network-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2010.
- Yaoyao Ye, Lian Duan, Jiang Xu, Jin Ouyang, Kwai Hung Mo, Yuan Xie, "3D Optical NoC for MPSoC", IEEE International 3D System Integration Conference, 2009.
- Huaxi Gu, Jiang Xu, Wei Zhang, "A Low-power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip", Design, Automation and Test in Europe Conference and Exhibition (DATE), 2009.
- Huaxi Gu, Jiang Xu, "Design of 3D Optical Network on Chip", in Proceedings of International Symposium on Photonics and Optoelectronics, 2009.
- Huaxi Gu, Jiang Xu, Zheng Wang, "A Novel Optical Mesh Network-on-Chip for Gigascale Systems-on-Chip", in Proceedings of IEEE Asia Pacific Conference on Circuits and Systems, 2008.
- Huaxi Gu, Jiang Xu, Zheng Wang, "Design of Sparse Mesh for Optical Network on Chip", in Proceedings of IEEE Asia Pacific Optical Communications, 2008.
- Yaoyao Ye, Xiaowen Wu, Jiang Xu, Wei Zhang, Mahdi Nikdast, Xuan Wang, "Holistic Comparison of Optical Routers for Chip Multiprocessors", in Proceedings of IEEE International Conference on Anti-Counterfeiting, Security and Identification, Taipei, Taiwan, 2012.
- Huaxi Gu, Kwai Hung Mo, Jiang Xu, Wei Zhang, "A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2009 (Best Paper).
- Huaxi Gu, Jiang Xu, Zheng Wang, "ODOR: a Microresonator-based High-performance Low-cost Router for Optical Networks-on-Chip", in Proceedings of International Conference on Hardware-Software Codesign and System Synthesis (CODES), 2008
- Zhehui Wang, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Zhe Wang, "A Novel Low-Waveguide-Crossing Floorplan for Fat Tree Based Optical Networks-on-Chip", IEEE Optical Interconnects Conference, May 2012.
- Mahdi Nikdast, Jiang Xu, "On the Impact of Crosstalk Noise in Optical Networks-on-Chip," Design Automation Conference (DAC), June 2014.
- Yaoyao Ye, Jiang Xu, Xiaowen Wu, et al., "System-level Analysis of Mesh-based Hybrid Optical-Electronic Network-on-Chip," IEEE International Symposium on Circuits and Systems (ISCAS), May 2013.
- Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Weichen Liu, Mahdi Nikdast, Xuan Wang, Zhehui Wang, Zhe Wang, "Thermal Analysis for 3D Optical Network-on-Chip Based on a Novel Low-Cost 6x6 Optical Router", IEEE Optical Interconnects Conference, 2012.
- Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang, Weichen Liu, "Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip", in Proceedings of IEEE Computer Society Annual Symposium on VLSI, July 2011.
- Mahdi Nikdast, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Weichen Liu, Xuan Wang, "A Formal Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip for Chip Multiprocessors", AMD Technical Forum and Exhibition, Taipei, Taiwan, October 2010.
- Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Wei Zhang, Qi Li, Xiaowen Wu, Yaoyao Ye, Weichen Liu, Xuan Wang, "Crosstalk Noise and Bit Error Rate Analysis for Optical Network-on-Chip", in Proceedings of Design Automation Conference (DAC), 2010.

