Software optimization for the multi-core architecture with State of the art Design Flow



July 11th 2016

RICOH COMPANY, LTD. Institute of ICT

Sadahiro Kimura

1





Motivation

- Traditional Design Flow Issue
- Our Vision
- Outline
- State-of-the-art Design Flow
- Case Study First Target
- Analyze and Profile
- Parallelize
- Architecture Mapping
- Result
- Conclusion
- Next Step

Motivation



Keywords of the issues

- Commoditization of hardware platform
 - It is most important to make an excellent feature of the product
- Difficult software development of the multi-core platform
 - Optimization and debugging is very difficult
- The time shortening of the development
 - Time to Market is very important
- Quality of the development
 - We have limitations of manual partitioning and mapping

• We need to make the new design flow to solve them !

We need to catch up state-of-the-art design flow !

Traditional Design Flow Issues RICOH

Algorithm Development issues

- Algorithm design is separated from the system design
- Algorithm engineers do not consider system implementation

Implementation and Optimization issues

- Manual porting of algorithms to target operating system
- Manual partitioning and mapping



Algorithm Development Stage

Our Vision

Our Vision

 To make the seamless design flow from Algorithm design to system implementation for multi-core architecture

Our Scope

- •Our scope is the entire hardware and software
 - Now I'm trying to make software partitioning design flow for multi-core
 - It is important to divide the whole of software for multi-core
 - It should be including Operating System portion This is the next step !





- We tried to optimize the only software part at the first step
- We tried to evaluate SILEXICA to optimize software part
- We tried to use the JPEG Encoder as the first case study
- We tried to divide JPEG Encoder into some processes
- We got a result that was <u>not expected</u>
- We were inspired by this result
- And, we are considering the next step



State-of-the-Art Design Flow

imagine. change.

SILEXICA Design Flow



8

RICOH

imagine. change.

State-of-the-Art Design Flow

CPN

Parallel Specification: CPN

- CPN: C for Process Networks
 - Intuitive parallel programming
- Based on C
 - Processes in C
 - Channels support C types, structs, typedefs, ...



PNkpn AmpPNin(short A[2])PNout(short B[2])PNparam(int boost)
{
while (1)
PNin(A)PNout(B) {
for (int $i = 0$; $i < 2$; $i++$)
B[i] = A[i] * boost;
}
}
PNprocess AudioAmp1 = Amp PNin(C) PNout(F) PNparam(3);
<pre>PNprocess AudioAmp2 = AmpPNin(D)PNout(G)PNparam(10);</pre>





Generic JPEG Encoder algorithm







JPEG Encoder condition

Condition	Value
Number of line at C source code	1121 lines (without comment line)
Number of File	6 files (including header file)
Size of the executable file (Binary size)	494.5K Bytes (Result of SLX compiler)

Input picture condition 500pixel x 375pixcel RGB format image data SILEXICA version SLX Tool Suite 2016.1 64bit Linux CentOS7



Analyze and Profile

Call Graph of JPEG Encoder



Parallelize



First Trial – CPN code

Divide JPEG Encoder into 2 processes







First Trial – Execution time

• Estimate execution time by ARM CA9 architecture model





Architecture Mapping



Mapping to Pandaboard



Architecture Mapping



- Condition A typical
 - Mapping the two processes into one CPU



Condition B

Mapping the two processes into two CPU



R

imagine. change.





First condition



Performance improvement by parallelization was 20%





Second Trial – CPN

Divide JPEG Encoder into 5 processes







Second Trial - Execution time

• Estimate execution time by ARM CA9 architecture model



Architecture Mapping

Mapping condition

- Condition C Mapping to Pandaboard
 - Mapping the two processes

into two CPU by SLX automatically



Condition D – Mapping to 16 core ARM architecture

Mapping each processes into a CPU by manual







Second Trial



There is no effect of parallelization





Third Trial – CPN

• Divide JPEG Encoder into 14 processes







Third Trial - Execution time

• Estimate execution time by ARM CA9 architecture model





Mapping condition

- Condition E Mapping to 16 core ARM architecture
 - Mapping each processes into a CPU by SLX automatically







Comparison in all conditions

Execution Time - mSec



Conclusion

We tried to optimize the JPEG Encoder at the first step

- •We use SILEXICA tool
- To make the CPN is little difficult
- •SILEXICA is still semi-automatic flow
 - ■Need the automatic generation of the CPN

We need some division strategy for optimization

- •There is a trade-off of division and communication between processes
- •We need the early architecture analysis with using virtual platform
 - ■We can get the image of strategy for optimization

We can feel the limitation of commoditization

Hardware platform also important





Tool-based Architecture Analysis and Optimization

- Fusion of tools SILEXCIA and Virtual platform technology
 - Analysis architecture for performance by HW and SW co-design



Algorithm Development Stage Architecture Analysis and Optimization Stage





Thank You!

RICOH imagine. change.