# **Extreme Computing**


# Strategic directions for the 2020s

04-07-2017



#### We are THE European IT Leader

and in the top 5 of worldwide Digital services players











#### Top500 trend

For the last 10 years







- ► #1 in Europe among new systems deployed during the last 6 months
- ► #1 in Europe in new computing power deployed during the last 6 months
- ▶ #3 in Europe in total computing power
- ► #4 worldwide in new systems in production for last 6 months




 #5 worldwide in new computing power deployed during the last 6 months (behind Cray, SGI, HP, Fujitsu)

► #5 worldwide HPC vendor




#### Are all lights green?




Exascale era still early 2020s



### **Some divergences**









#### **Ultra-efficient PUE**

► Free cooling data centers


- ► 100% direct liquid cooling
- ► Up to 40°C for inlet water






### **HDEEM:** detailed power consumption

- ▶ 1,000 Hz Time stamped sampling
- ► CPUs
- ▶ DRAM
- ► Interconnect
- ▶ 8 hours ring buffer
- High accuracy





#### Prescriptive data analytics for power





#### Make energy optimization happen


NEMO (Nucleus for European Modelling of the Ocean)

	Fixed frequency	Supervised frequency
Energy (J)	693 704	635 964
Execution time (s)	516	521
<b>Energy saving (J)</b>		8.3%
<b>Execution penalty (s)</b>		1.0%






#### **Supercomputing trend**






#### **HPDA:** which gap do we have to close?

- ▶ Rationalize the infrastructure
- ► Algorithms will be boosted by data capacity and bandwidth, not Flops anymore







#### Free up Supercomputer performances



#### Full acceleration in hardware for HPC applications

- HW coded Portals 4, a rich low level network API for message passing (MPI & PGAS)
- Ultra fast path inside the NIC for PGAS / MPI one-sided messaging
- HW offloaded collective operations
- Sustained performance under heavy load

#### Highly scalable, efficient and reliable


- 64k nodes
- Small memory footprint
- Adaptive Routing
- Quality of Service
- End-to-end error checking + link level CRC + ASIC ECC


#### Designed with and for end users

Co-design in collaboration with CEA



#### BXI Network is based on 2 in house ASICs






Divio



#### **BXI Software Suite**







# BXI: offloading MPI communication in HW

#include <mpi.h>

#include <mpi.h


#incl







Allreduce example using Triggered and Atomic operations





#### On Track for Exascale era

2020 2016 2017 2018 2019 2021 2022 New integrated (intel) computing architecture **ARM** XEON'  $10^{18}$ Exascale New Exascale **BXI** 



Sequana New flexible packaging

Interconnect

) SCS



Extreme scale packaging



) SCS

Energy & performance oriented





## **Thanks**

For more information please contact:

T+ 33 4 76297270

F+ 33 4 76297607

M+33 6 80357914

eric.monchalin@atos.net

