Keio University



Accelerator Design for Big Data Processing Frameworks


<u>Hiroki Matsutani</u>

Dept. of ICS, Keio University

http://www.arc.ics.keio.ac.jp/~matutani


July 5th, 2017 International Forum on MPSoC for Software-Defined Hardware (MPSoC'17) 1

Batch processing




Batch processing requires time and thus recent data cannot be reflected to the analysis result \rightarrow Combine batch and stream processing to make up the realtime capability

Batch + Stream processing




Nathan Marz, et.al., "Big Data: Principles and best practices of scalable realtime data systems", Manning Publications (2015).

Batch + Stream processing



Acceleration for data store





Tight integration of I/O and compute \rightarrow FPGA



Massive parallelism → Networked GPU cluster

Multilevel NOSQL cache: FPGA NIC






FPGA NIC Cache for Blockchain

Blockchain


 A chain of blocks each contains transactions verified and shared by all the parties

1. Bob wants to send money to Alice



FPGA NIC Cache for Blockchain

- IoT devices (SPV nodes)
- Cannot maintain whole the blockchain data (>100GB) due to resource limitation
- Simple payment verification
 - Ask full node to check whether a transaction of interest has been completed or not
- 1. Alice wants to verify TX(Bob→Alice)



FPGA NIC Cache for Blockchain


• IoT devices (SPV nodes)




The number of IoT devices that join blockchain will increase

To reduce full node accesses from SPV nodes, FPGA NIC KVS is used as "cache" of blockchain [HEART'17]


1. Alice wants to verify **TX(Bob→Alice)**





1 ()

Acceleration for data processing




Tight integration of I/O and compute \rightarrow FPGA



Massive parallelism → Networked GPU cluster



Data processing w/ Spark+GPU



Data are stored in RDDs (i.e., distributed shared memory) RDDs are converted to array structure & transferred to GPU

Data processing w/ Spark+GPUs

Many GPUs are directly connected to Apache Spark server via NEC ExpEther (20Gbps)

10/40GbE

Switch

10G + 10C


PCIe card

inserted in


the server


G

Data processing w/ Spark+GPUs



Acceleration for data processing






Tight integration of I/O and compute \rightarrow FPGA



Massive parallelism → Networked GPU cluster




10Gbps outlier filtering: FPGA NIC




10Gbps outlier filtering: FPGA NIC

Density-based approach to find outliers (e.g., higher LOF value when k neighbors are distant) All reference data needed for density computation


→ Frequently-accessed reference data clusters are cached in FPGA NIC [PDP'17]



Machine learning algorithms
✓ Mahalanobis Distance
✓ Local Outlier Factor(LOF)
✓ K-Nearest Neighbor(KNN)




Spark Streaming: FPGA NIC



offloaded to FPGA NIC [IEEE BigData WS'16]

Summary



References (1/2)

- FPGA-based KVS accelerator
 - Yuta Tokusashi, et.al., "A Multilevel NOSQL
 Cache Design Combining In-NIC and In Kernel Caches", IEEE Hot Interconnects 2016.
- FPGA-based Blockchain cache
 - Yuma Sakakibara, et.al., "An FPGA NIC Based Hardware Caching for Blockchain", HEART 2017.
- FPGA-based Spark Streaming accelerator
 - Kohei Nakamura, et.al., "An FPGA-Based Low-Latency Network Processing for Spark Streaming", IEEE BigData Workshops 2016, 0

References (2/2)

- FPGA-based machine learning accelerator
 - Ami Hayashi, et.al., "An FPGA-Based In-NIC Cache Approach for Lazy Learning Outlier Filtering", PDP 2017.
 - Ami Hayashi, et.al., "A Line Rate Outlier Filtering FPGA NIC using 10GbE Interface", ACM SIGARCH CAN (2015).
- GPU-based acceleration of Apache Spark
 - Yasuhiro Ohno, et.al., "Accelerating Spark RDD Operations with Local and Remote GPU Devices", ICPADS 2016.

Thank you for listening

Acknowledgement: This work was supported by MIC SCOPE, NEDO IOT, JSPS Kaken B, and SECOM