

ALL PROGRAMMABLE

ANY MEDIA

5G

4K/8K

ANY STANDARD

ANY MACHINE

ANY NETWORK


5G Wireless • SDN/NFV • Video/Vision • ADAS • Industrial IoT • Cloud Computing






Unleashing the full performance of the All Programmable FPGA while abstracting the hardware details

Ivo Bolsens


Traditional Compute Architectures Are Not Scalable



Heterogeneous Domain Optimized Computing Platforms



Data Center enabling the Cloud



- HPC
- Deep Learning Training
- Deep Learning Inference
- Image & Video Acceleration
- Data Analytics
- Genomics

Computing



- Network Acceleration
- NFV NICs
- SDN Controllers
- Compression


Networking



- Flash Arrays Acceleration
- SSDs Acceleration
- NVDIMM
- NVMe over Fabric

Storage

Data Center enabling the Cloud



- HPC
- Deep Learning Training
- Deep Learning Inference
- Image & Video Acceleration
- Data Analytics
- Genomics

GPU

Computing

- Network Acceleration
- NFV NICs
- SDN Controllers
- Compression

NIC


Networking

Storage Controller

- Flash Arrays Acceleration
- SSDs Acceleration
- NVDIMM
- NVMe over Fabric

Storage


Data Center enabling the Cloud



Unified HW to address compute, storage, and networking apps



Heterogeneous Compute Platforms in Datacenter

How Server Components Change with Machine Learning




Source: ARK Investment Management LLC |

Machine Learning
ASICs (TPU by Google)
FPGA (Xilinx, Intel)
GPU (Nvidia Tesla P4)




FPGA Silicon Architecture




Standard FPGA

FPGA Silicon Architecture




Zynq 7000 (28nm)

All Programmable FPGA Silicon Architecture





Zynq MPSoC (16nm)

Efficiency Programming Experience



FPGA: Performance Advantage, But Productivity Gap

Programming Heterogeneous Parallel Platforms



Heterogeneous Parallel Programming



Bring power of C++ to OpenCL





Intermediate Representation

Towards single source C++

- No special memory allocation (malloc)
- No special data movement (no copy needed)
- No special accessing accelerator memory (private memories)

x86 / ARM Host: Non-Coherent



Product Description


The ADM-PCIE-KU3 is a high performance reconfigurable Half-Length, low profile x16 PCIe form factor board based on the Xilinx Kintex UltraSCALE range of Platform FPGAs. The ADM-PCIE-KU3 features two independent channels of DDR3 memory capable of 1600MT/s (fitted with two 8GB SODIMMs), high speed I/O, SATA connections, Dual QSFP ports supporting 10G Ethernet, voltage/temperature/current control and monitoring, passive air-cooled heat sink.

Key Features & Benefits

- Dual QSFP High Speed Communications ports
- Dual SATA High Speed Data Storage ports
- PCI Express x16 Interface
- TWO SODIMM slots

Memory allocation special?	Yes
Data movement special?	Yes
Accelerator memory access special?	Yes


CCIX : Cache Coherent Interface for Accelerators



IO Coherency

- Allows DMA with IO as master
- IO agent sees limited memory range
- One-way coherency. Processor memory not coherent with IO Memory
- Interface optimized for large transfers
- E.g.: PCIe


Coherent Accelerator



Coherent Accelerator

- Caching (always), Home Node (limited) capability
- Typically a standard interface
- Protocol Bridging function
- E.g.: IBM CAPI, nVidia nvLink, OpenCAPI

Peer- Peer






Coherent Peer-peer


- All agents can cache other agents memory
- Each agent is peer and home node
- Mostly proprietary interface
- E.g.: CCIX

CCIX : Open Source

CCIX: Accelerator - CPU Configurations



Domain Specific Platform Infrastructure



Networking Shell

Video Shell

Wireless Shell


One Board

Multiple Shells

Shell : Domain specific infrastructure (gray)


Role : 'Donut holes' in FPGA or on CPU executing programmable functions (white)

Use Model and Personas



Hardware : HLx – High-Level Design

HLS
High-Level IP
Creation



Typically 5-15x productivity improvement via:

➤ Creation of HW-optimized functions in C/C++

➤ Accelerated verification (>1000X RTL)

➤ Automated, intelligent assembly (15x manual)


Hardware : HLS Control & Datapath Synthesis

Code


```
void fir (
  data_t *y,
  coef_t c[4],
  data_t x
){
  static data_t shift_reg[4];
  acc_t acc;
  int i;

  acc=0;
  loop: for (i=3; >=0; i--) {
    if (i==0) {
      acc+=x*c[0];
      shift_reg[0]=x;
    } else {
      shift_reg[i]=shift_reg[i-1];
      acc+=shift_reg[i]*c[i];
    }
  }
  *y=acc;
}
```


Operations



Control Behavior



Control & Datapath Behavior




From any C code example ..

Operations are extracted...

The control is known

A unified control dataflow behavior is created.

Hardware : IPI Automated IP Integration




=

```

    _axia_video_tlast : out STD_LOGIC
  );
end component design_1_v_noise_1_0;
component design_1_v_gamma_1_0 is
  port (
    axiik : in STD_LOGIC;
    axiaken : in STD_LOGIC;
    _axia_video_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tvalid : in STD_LOGIC;
    _axia_video_tlast : in STD_LOGIC;
    _axia_video_tuser_sof : in STD_LOGIC;
    _axia_video_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tlast : out STD_LOGIC;
    _axia_video_tuser_sof : out STD_LOGIC
  );
end component design_1_v_gamma_1_0;
component design_1_v_rgb2ycrcb_1_0 is
  port (
    axiik : in STD_LOGIC;
    axiaken : in STD_LOGIC;
    _axia_video_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tvalid : in STD_LOGIC;
    _axia_video_tlast : in STD_LOGIC;
    _axia_video_tuser_sof : in STD_LOGIC;
    _axia_video_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tlast : out STD_LOGIC;
    _axia_video_tuser_sof : out STD_LOGIC
  );
end component design_1_v_rgb2ycrcb_1_0;
component design_1_v_ofe_1_1 is
  port (
    axiik : in STD_LOGIC;
    axiaken : in STD_LOGIC;
    _axia_video_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tvalid : in STD_LOGIC;
    _axia_video_tlast : in STD_LOGIC;
    _axia_video_tuser : in STD_LOGIC;
    _axia_video_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    _axia_video_tready : out STD_LOGIC;
    _axia_video_tlast : out STD_LOGIC;
    _axia_video_tuser : out STD_LOGIC
  );
end component design_1_v_ofe_1_1;

```


IP Assembly Example:
Zynq Processor Subsystem
+ Video Subsystem
+ 6 IP Blocks




Video Processing IP Subsystem

4700 lines of VHDL
 (top-level connectivity only)


Creation of fixed Shell infrastructure




Hardware Abstraction : Runtime Layers




Overall Platform and SDx Flow




Example : Xilinx Machine Learning Stack



The Future : Single Source




From the Cloud to IOT




Productivity languages and Efficiency languages

Application



Implementation

Programming ZYNQ/MPSoC in a productivity language




Python-based Open Source Platform : PYNQ

www.pynq.io



Overlays:


- IO programming
- OpenCV
- CNN



Architecture emphasizes :

- a software-centric approach
- based on open, de facto standards platform, OS and browser agnostic
- minimal learning curve
- no proprietary methodologies

SW running natively on Zynq



Summary



HW designers:

C-based IP development + high-level IP assembly

SW developers:

FPGA-based acceleration using SDx



Committed to major investments in next generation silicon and tools that will revolutionize programming All Programmable FPGA