


**MICROELECTRONIC
SYSTEMS DESIGN
RESEARCH GROUP**







MPSoC'2017
July 2-7, 2017
Annecy, France

DRAM Memory Controller


From General Purpose to Application Specific Architectures



Norbert Wehn
//ems.eit.uni-kl.de











**TECHNISCHE UNIVERSITÄT
KAISERSLAUTERN**









MICROELECTRONIC SYSTEMS DESIGN RESEARCH GROUP

DRAM Device Operations

Important DRAM Commands

- ACT: Activates a specific row in a specific bank (sensing into PSA) *t_{RC}*
- RD: Read from activated row (prefetch from PSA to SSA and burst out) *t_{CL} + t_{BURST}*
- PRE: Precharges set LWL=0 set LBL=VDD/2 *t_{RP}*
- REFA: DRAM cells are leaky and have to be refreshed *t_{REFI} & t_{REF}*

MICROELECTRONIC SYSTEMS DESIGN RESEARCH GROUP



DRAM Memory Controller


Memory controller bottleneck

Higher available bandwidth

DRAM Memory Controller

- DRAM controllers must provide higher bandwidth and low latency
- New controllers and approaches are mandatory, especially in the frontend











**MICROELECTRONIC
SYSTEMS DESIGN
RESEARCH GROUP**

Application Specific Memory Controller

- Many applications have a regular or fixed DRAM access pattern.
- Especially for embedded like FPGA / Streaming / Real-Time Signal Processing / Neuronal Networks: access pattern does not depend on data.
- COTS DRAM controllers only **local view** on the application, due to limited scheduler buffer size
- Application Specific Memory Controller: **global view** on the application








**MICROELECTRONIC
SYSTEMS DESIGN
RESEARCH GROUP**

Address Mapping


Standard Mapping (BRC)




Bank Interleaving (RBC)




Bit Reversal Address Mapping






Permutation-Based Page Interleaving




Toggle Rate Analysis










**MICROELECTRONIC
SYSTEMS DESIGN
RESEARCH GROUP**

Optimum Address mapping: ILP



Minimize number of row misses

$$\min \sum_{t=1}^T \sum_{b=1}^B y_b(t)$$

s. t. $\sum_{r=1}^R \sum_{b=1}^B x_{rb}(i) = 1 \quad \forall i = 1, \dots, n$

$\sum_{i=1}^n x_{rb}(i) \leq C \quad \forall r = 1, \dots, R$
 $\forall b = 1, \dots, B$

$\sum_{r=1}^R s_{rb}(t) \leq 1 \quad \forall t = 1, \dots, T$
 $\forall b = 1, \dots, B$

$s_{rb}(t) \geq x_{rb}(f(t)) \quad \forall t = 1, \dots, T$
 $\forall r = 1, \dots, R$
 $\forall b = 1, \dots, B$

$y_b(t) \geq |s_{rb}(t+1) - s_{rb}(t)| \quad \forall t = 1, \dots, T-1$
 $\forall r = 1, \dots, R$
 $\forall b = 1, \dots, B$

$s_{rb}(0) = 0 \quad \forall r = 1, \dots, R$
 $\forall b = 1, \dots, B$

$x_{rb} = 1$ iff address i is in row r and bank b (each address i is assigned to exactly one row and one bank)

Every row r in bank b has at most C addresses assigned to columns


$s_{rb}(t) = 1$ iff row r in bank b is opened at time t (only one row per bank can be active)

The row r in bank b must be open at time t if it is accessed at time t

1: if row miss, 0: if row hit


All rows are closed at the beginning

We could show if $B=1$ eq. Min-k-Cut \Rightarrow NP-Hard Problem



**MICROELECTRONIC
SYSTEMS DESIGN
RESEARCH GROUP**

ConGen Methodology



- Use configurable hardware template
- Find exact solution with minimal row misses under this HW constraints

32 Bit Logical Address Input

24-MUX-24

27 Bit Output



Configuration Memory (123 bit)

$R(r, b, c, z) = \binom{b+r+z}{b+r} \binom{b+z}{b} \binom{r+z}{r}$

Example:

$R(14, 3, 7, 0) = 285 \cdot 10^6$


$R(14, 3, 7, 3) = 160 \cdot 10^6$



β^{k+1}
 m'

$k-k+1$
 m'


m'



Future Work

Speeding-Up the Processing

- Branch & bound methods
- Dedicated FPGA accelerator for full enumeration



Preliminary Result:
50 LUT und 140 FF

Thanks for your attention

Further information on <http://ems.eit.uni-kl.de>