# Western Digital. **Data-Centric** L A 3 **Computer Architecture** Pankaj Mehra, VP & Senior Fellow July 3, 2017

©2017 Western Digital Corporation or its affiliates. All rights reserved


# **Data-Centric Computer Architecture**

- **1** Elements of Infrastructure: Bits, Cores, and Fabrics
- **2** Data Sources, Data Varieties, and Data Growth
- **3** Data Lifecycle and Business Value of Information
- **4** Toward a Memory-Centric Architecture
- **5** iMemory Prototype

7/23/17 2

# **Bits, Cores & Fabrics: the elements of infrastructure**


7/23/17 3



4

## **Bits, Cores & Fabrics**

The foundation of infrastructure




©2017 Western Digital Corporation or its affiliates. All rights reserved.

23-Jul-17

### Systems, Services, Devices

Bit primacy historically at device level only




©2017 Western Digital Corporation or its affiliates. All rights reserved.

23-Jul-17 6

## The quest for data primacy





# Data at the Center: Why? Sources, Varieties, <u>Growth</u>

Western Digital.

©2017 Western Digital Corporation or its affiliates. All rights reserved.

7/23/17 8

### **Typical One-Stop Online Portfolio** The perfect user data trap


Information User-Facing PRODUCTS Activity & Relevant & CONTEXT Preference Timely reco. **ANALYTICS** CORE TOOLS & App Store Browser Location SERVICES CONTEXT-MEDIATED Fulfilment Logistics Payment TRANSACTIONS

©2017 Western Digital Corporation or its affiliates. All rights reserved.

# The Cloud: What User Bits Vanish Into

# The Cloud: Where bits gather context






©2017 Western Digital Corporation or its affiliates. All rights reserved.

# **Typical Storage Abstraction Cake**

Often a shared utility owned by an Infrastructure & Ops team for internal properties + 1000s of ecosystem partners + IaaS customers?

Not uncommon to find multiple EBs across 100Ks servers




Western Digital. ©2017 Western Digital Corporation or its affiliates. All rights reserved

## **User Data**

### • Generally,


- -Never-say-no attitude!
- -"Free & Unlimited" BYOC
- -40+% growth in photo and video tier
  - Machine learning based information extraction
- Users revealing each other's context in social graphs and CCOs
  Advertising gold!

### Typical petabyte breakup at **1EB**



# Logging, and not just transactions

The root of all data collection



©2017 Western Digital Corporation or its affiliates. All rights reserved.


# Lifecycles and Business Value of Information

7/23/17 15

# **Information Lifecycle Management**

Driven more by protection and retention than by cost

| Nemory Map /<br>veclare and Use  | Continuously Prote              | t Optimize   | Archive      | Deep Freeze  |
|--|---------------------------------|--|--------------|--|
|  | 0-72 hrs                        | 72 hrs – 2 wks Months  | Years        | Decades  |
| <ul> <li>Operation</li> <li>frequupdation</li> <li>durining</li> <li>creation</li> </ul> | ently<br>ted<br>g 72<br>s after | <ul> <li>Transitione</li> <li>infrequer</li> <li>updated</li> <li>convertee</li> <li>business</li> <li>format</li> </ul> | ntly<br>d to | <ul> <li>Archival         <ul> <li>static<br/>(rarely<br/>accessed)</li> <li>subject to long-<br/>term records<br/>management</li> </ul> </li> </ul> |



# **Copy Data Management**

July 23, 2017 17

# Toward MCA Memory-centric Computer Architecture

7/23/17 18

# Shipping computation to the data

**Power** Reduction in data movement count and distance

**Performance** Parallelism, Bandwidth, and Latency

Cost

Low gate count embedded cores with future open ISA and tools

Near Compute

Compute

Works best when simple expressions computed against large number of data records

©2017 Western Digital Corporation or its affiliates. All rights reserved

# **iMemory: Bits meet Cores**


Western Digital.

©2017 Western Digital Corporation or its affiliates. All rights reserved.

7/23/17 20

### **Beyond Devices: Data Primacy as the ticket to systems**

Domain Specific Language optimizers are key



©2017 Western Digital Corporation or its affiliates. All rights reserved.

23-Jul-17 21

# a new tier in the Data Center where Data can be Big and Fast

Western Digital.

# **Market Segments and Currently Architected Tiers**

|                               | HPC   | Hyperscale<br>Server | Enterprise<br>Server | Enterprise<br>Storage,<br>Converged |  |  |  |
|-------------------------------|---|----------------------|----------------------|-------------------------------------|--|--|--|
| <u>Compute</u><br><u>Tier</u> | <ul> <li>Memory-storage convergence in full swing.</li> <li>Several monumental shifts driven by the need to query petabytes in real time</li> <li>Hana,a database without an I/O stack</li> <li>Spark and ML placing analytics in focus</li> <li>Petabytes held in DRAM by memcached and redis</li> <li>Kafka, a pub-sub system without any storage I/O</li> <li>pmemobj, ext4-DAX maturing</li> </ul>  |                      |                      |                                     |  |  |  |
| <u>Archive</u><br><u>Tier</u> | <ul> <li>All about highest capacity at the lowest cost.</li> <li>Evolutionary shifts driven by the need to store <u>and process</u> exabytes at lowest cost</li> <li>Unified scale-out filesystems for block-file-object</li> <li>Spark and ML in Compute Tier highlight the need for bandwidth over latency in archive tier</li> <li>Encryption, Access Control, Global deployment and wide-area optimization of data synch are key</li> <li>Revolutionary shifts driven by the need to retain data for 20-100 years</li> <li>Sustained investment in optical and DNA storage to create an alternative to tape below HDD tier</li> </ul> |                      |                      |                                     |  |  |  |




# **Confluence of forces driving a memory-centric tier**

|                 |    | НРС  | Hypei<br>Ser   | rscale<br>ver |  | rprise<br>ver | Enter<br>Stor<br>Conve |  |
|-----------------|----|--|--|---------------|--|---------------|------------------------|--|
| Compute<br>Tier |    |  |  |               |  |               |                        |  |
| Memor<br>Tier   | 'Y | Accessing big<br>Memory of<br>Provision wor<br>Memory- | Memory and storage converge<br>Accessing big data using I/O memory semanticMemory disaggregates across fabric<br>Provision working memory for peak median usageMemory-centric addressing<br>Bulk of processing happens near the CPU memory |               |  |               |                        |  |
| Archive<br>Tier |    |  |  |               |  |               |                        |  |




©2017 Western Digital Corporation or its affiliates. All rights reserved.






| Scan and seek cost relative<br>to total query cost | Number of<br>TPCH<br>queries |
|--|------------------------------|
| <20%   | 0                            |
| 20%-40%  | 2                            |
| 40%-60%  | 4                            |
| 60%-80%  | 7 7                          |
| 80%-100%   | _ و                          |
| Most qu  | eries do                     |

by scan and seek cost




Western Digital. ©2017 Western Digital Corporation or its affiliates. All rights reserved.



**The Bandwidth Mismatch** 

Western Digital.

### **Possible Placements of Compute Cores in iMemory**




Conventional placement of compute cores
 Core integrated with controller
 Core integrated in die or package

#### 23-Jul-17 27

Benefit

# **Challenges of Core Placement in SSDs**

Exploiting memory bandwidth requires rethinking memory management



#### **Cores near memory**

How many cores?

| Scan bandwidth                         | 130 GB/s        |       |        |  |
|--|-----------------|-------|--------|--|
| Average record size                    | 1000 B          |       |        |  |
| Record scan bandwidth                  | 130 M records/s |       |        |  |
| Computation (Instr/Record)             | 10              | 100   | 1000   |  |
| Total processing power required (MIPS) | 1300            | 13000 | 130000 |  |
| Processing power per core              | 800 MIPS (say)  |       |        |  |
| # of cores                             | 1.6             | 16.2  | 162.5  |  |

#### **Another metric**

MIPS/Scan bandwidth -> Processing power required per unit of available scan bandwidth For example, in the case above, the system requires 10, 100 or 1000 MIPS per GB/s

> Need low gate count, cache-less cores tuned for data-intensive workloads



©2017 Western Digital Corporation or its affiliates. All rights reserved.

23-Jul-17

### **iMemory Architecture**

Achieving 100GB/s processing rate

### • Fast Read Path:

- Judicious core placements enable iMemory to exploit internal read bandwidth and provide order of magnitude processing bandwidth.
- -iMemory exposes cores, translations, and data placement via APIs to database optimizers.
- •Auto targeting and Just-In-Time (JIT) enabled data-layer optimizers
  - -Generated (not handwritten) code efficiently targets 10s-100s of DPU cores in iMemory.
  - –JIT compilation improves system efficiency with optimal targeting of iMemory.


### •Application aware ECC to enable high throughput decoding

- ECC engine aware of logical and physical database schemata (record size, column count and sizes, row or column order).
- Decoder informed on a query-by-query basis about table fields used, projected or ignored.



### **Scan Bandwidth**

#### The road to 32.5 GB/s per TB




Key Technology Enablers: Controller enhancement, Packaging, Die Enhancement



©2017 Western Digital Corporation or its affiliates. All rights reserved.

23-Jul-17

### iMemory System Software Stack



Western Digital


©2017 Western Digital Corporation or its affiliates. All rights reserved.

32

Aligning with Industry and Academic Initiatives


# **Analytics Infrastructure Scaling Trends**

If it does not scale, it will fail



### Scaling Down an attractive alternative






- Makes sense for <u>lightweight</u> compute and moderate to high bandwidths
  - Key-Value Stores, for instance!
- Delivers best cost when <u>integrated</u> with semiconductor memories such as flash and perhaps SCM
- Integrated with SCM, it could give GPUs, FPGAs, and von Neumann configurations with big memory a run for the money
  - HANA and IMDBs, for instance
- REQUIRES
  - Investment in optimizers
  - Low power, low cost interconnects
  - Silicon integration of cores with memory

Western Digital. ©2017 Western Digital Corporation or its affiliates. All rights reserved.


# **Anthropomorphic Workloads**



Western Digital. ©2017 Western Digital Corporation or its affiliates. All rights reserved.

# The ultimate question before computer architects

Is this also the von Neumann vs non-von-Neumann question?





©2016 Western Digital Corporation or affiliates. All rights reserved. Confidential.

# Western Digital.

7/23/1

©2017 Western Digital Corporation or its affiliates. All rights reserved.